$5 buys a 20-MHz, 16-bit fixed-point DSP controller

被引：0
|
作者：
不详
机构：
来源：
COMPUTER DESIGN | 1996年 / 35卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：118 / 118
页数：1
相关论文
共 50 条
  • [41] Design of a Low-power Fixed-point 16-bit Digital Signal Processor Using 65nm SOTB Process
    Duc-Hung Le
    Sugii, Nobuyuki
    Kamohara, Shiro
    Xuan-Thuan Nguyen
    Ishibashi, Koichiro
    Cong-Kha Pham
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [42] Empowering edge devices: FPGA-based 16-bit fixed-point accelerator with SVD for CNN on 32-bit memory-limited systems
    Yanamala, Rama Muni Reddy
    Pullakandam, Muralidhar
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (09) : 4755 - 4782
  • [43] Tradeoff Between Complexity and Memory Size in the 3GPP Enhanced aacPlus Decoder: Speed-Conscious and Memory-Conscious Decoders on a 16-Bit Fixed-Point DSP
    Osamu Shimada
    Toshiyuki Nomura
    Akihiko Sugiyama
    Masahiro Serizawa
    Journal of Signal Processing Systems, 2009, 57 : 297 - 303
  • [44] Tradeoff Between Complexity and Memory Size in the 3GPP Enhanced aacPlus Decoder: Speed-Conscious and Memory-Conscious Decoders on a 16-Bit Fixed-Point DSP
    Shimada, Osamu
    Nomura, Toshiyuki
    Sugiyama, Akihiko
    Serizawa, Masahiro
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 297 - 303
  • [45] Fixed-point DSP implementation of nonlinear H∞ controller for large gap electromagnetic suspension system
    da Rocha, Paulo H.
    Ferreira, Henrique C.
    Porsch, Michael C.
    Sales, Roberto M.
    CONTROL ENGINEERING PRACTICE, 2009, 17 (10) : 1148 - 1156
  • [46] The FFT butterfly operation in 4 processor cycles on a 24 bit fixed-point DSP with a pipelined multiplier
    Grajcar, M
    Sick, B
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 611 - 614
  • [47] A 16-bit, 5MHz multi-bit sigma-delta ADC using adaptively Randomized DWA
    Park, YI
    Karthikeyan, S
    Koe, WM
    Jiang, ZN
    Tan, TC
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 115 - 118
  • [48] FPGA-based 16-bit 20 MHz device for the inductive measurement of electrical bio-impedance
    Priidel, Eiko
    Pesti, Ksenija
    Min, Mart
    Ojarand, Jaan
    Martens, Olev
    2021 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC 2021), 2021,
  • [49] Voice recognition focusing on vowel strings on a fixed-point 20-MIPS DSP board
    Nishida, Y
    Nakadai, Y
    Suzuki, Y
    Sakurai, T
    Kurokawa, T
    Sato, H
    ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 137 - 140
  • [50] 2ND-GENERATION, 16-BIT DSP DELIVERS 40 MIPS FOR 5-DOLLAR
    不详
    COMPUTER DESIGN, 1995, 34 (06): : 104 - 104
12345