共 50 条
- [31] A fixed-point DSP implementation for a low bit rate vocoder 1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 365 - 368
- [35] Design and implementation of 16-bit fixed point digital signal processor ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 500 - +
- [36] Implementation of Turbo decoder implemented on a 32-bit fixed-point DSP Beijing Youdian Xueyuan Xuebao/Journal of Beijing University of Posts And Telecommunications, 2001, 24 (01): : 12 - 16
- [37] Implementation of turbo decoder implemented on a 32-bit fixed-point DSP Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2001, 24 (01): : 12 - 16
- [39] A 2.6 TOPS/W 16-Bit Fixed-Point Convolutional Neural Network Learning Processor in 65-nm CMOS IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 (01): : 13 - 16
- [40] Architecture design of a high-performance 32-bit fixed-point DSP ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 115 - 125