Holistic substrate inspection for defects at the 32nm node and beyond

被引：0
|
作者：
Gastaldo, Philippe [1 ]
机构：
[1] Altatech Semicond SA, Montbonnot St Martin, France
来源：
SOLID STATE TECHNOLOGY | 2010年 / 53卷 / 07期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Systematic inspection of the front-side, back-side and edge of substrates is becoming more critical both to provide holistic, 360-degree wafer inspection as well as to increase the productivity and return on investment from today's multi-billion-dollar fabs. Holistic inspection needs will only increase as the industry continues to drive toward greater cost efficiencies by increasing substrate sizes beyond 300mm diameters to 450mm. This article describes holistic inspection methodology.
引用
收藏
页码：28 / 29
页数：2
相关论文
共 50 条
  • [21] Process challenges in CMOS FEOL for 32nm node
    Wang, Guohua
    Wu, Hanming
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1126 - 1129
  • [22] Stress Engineering for 32nm CMOS Technology Node
    Wu, Jeff
    Wang, Xin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 113 - 116
  • [23] 32nm node USJ implant & annealing options
    Borland, John O.
    15TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2007, 2007, : 181 - +
  • [24] CMOS Scaling Beyond 32nm: Challenges and Opportunities
    Kuhn, Kelin J.
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 310 - +
  • [25] Challenges and Mechanisms of CMP Slurries for 32nm and Beyond
    Morinaga, Hitoshi
    Tamai, Kazusei
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 591 - 596
  • [26] To 32nm and beyond: a design-manufacturing symbiosis
    Weling, Milind
    SOLID STATE TECHNOLOGY, 2008, 51 (11) : 36 - 36
  • [27] Advanced mask data processing for 32nm and beyond
    Nogatch, John
    Hung, Dan
    Kondepudy, Raghava
    Yeap, Johnny
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XV, PTS 1 AND 2, 2008, 7028
  • [28] Enabling DFM and APC strategies at the 32nm technology node
    Monahan, KM
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 398 - 401
  • [29] Immersion resist process for 32nm node logic devices
    Ema, Tatsuhiko
    Sho, Koutarou
    Yonemitsu, Hiroki
    Seino, Yuriko
    Fujise, Hiroharu
    Yamada, Akiko
    Mimotogi, Shoji
    Kitamura, Yosuke
    Nagai, Satoshi
    Fujii, Kotaro
    Fukushima, Takashi
    Komukai, Toshiaki
    Nomachi, Akiko
    Azuma, Tsukasa
    Ito, Shinichi
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXV, PTS 1 AND 2, 2008, 6923
  • [30] Performance optimization of GNRFET Inverter at 32nm technology node
    Mishra, Mayank
    Singh, Ronil Stieven
    Imran, Ale
    MATERIALS TODAY-PROCEEDINGS, 2017, 4 (09) : 10607 - 10611
12345