Development Framework for Implementing FPGA-Based Cognitive Network Nodes

被引:0
|
作者
Lotze, Joerg [1 ]
Fahmy, Suhaib A. [1 ]
Noguera, Juanjo [2 ]
Ozgul, Baris [1 ]
Doyle, Linda [1 ]
Essert, Robert [2 ]
机构
[1] Univ Dublin Trinity Coll, CTVR, Dublin 2, Ireland
[2] Xilinx Res Labs, Dublin, Ireland
来源
GLOBECOM 2009 - 2009 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-8 | 2009年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper identifies important features a cognitive radio framework should provide, namely a virtual architecture for hardware abstraction, an adaptive run-time system for managing cognition, and high level design tools for cognitive radio development. We evaluate a range of existing frameworks with respect to these, and propose a novel FPGA-based framework that provides all these features. By abstracting away the details of hardware reconfiguration, radio designers can implement FPGA-based cognitive nodes much as they would do for a software implementation. We apply the proposed framework to the design and implementation of a receiver node that works in two modes: discovery, where it uses spectrum sensing to find a radio transmission, and communication, in which it receives and demodulates the said transmission. We show how the whole design process does not require any hardware experience on behalf of the radio designer.
引用
收藏
页码:5648 / +
页数:2
相关论文
共 50 条
  • [31] A reconfigurable FPGA-based architecture for modular nodes in wireless sensor networks
    Portilla, Jorge
    Riesgo, Teresa
    de Castro, Angel
    2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 203 - +
  • [32] Classification of Application Development for FPGA-Based Systems
    Gonzalez, Ivan
    El-Araby, Esam
    Saha, Proshanta
    El-Ghazawi, Tarek
    Simmler, Harald
    Merchant, Saumil G.
    Holland, Brian M.
    Reardon, Casey
    George, Alan D.
    Lam, Herman
    Stitt, Greg
    Alam, Nahid
    Smith, Melissa C.
    NAECON 2008 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 2008, : 203 - +
  • [33] Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL
    Luo, Li
    Wu, Yakun
    Qiao, Fei
    Yang, Yi
    Wei, Qi
    Zhou, Xiaobo
    Fan, Yongkai
    Xu, Shuzheng
    Liu, Xinjun
    Yang, Huazhong
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2018, 2018
  • [34] A Special-Purpose Language for Implementing Pipelined FPGA-based Accelerators
    de Oliveira, Cristiano B.
    Menotti, Ricardo
    Cardoso, Joao M. P.
    Marques, Eduardo
    2015 18th Forum on Specification and Design Languages (FDL), 2015, : 74 - 81
  • [35] An FPGA-based Application-Specific Processor for Implementing the Exponential Function
    Jadhav, Shrikant S.
    Gloster, Clay
    Naher, Jannatun
    Doss, Christopher
    Kim, Youngsoo
    IEEE SOUTHEASTCON 2020, 2020,
  • [36] Architecture and Mechanisms for Implementing an FPGA-based Stateful Intrusion Detection System
    Oh, Jin-Tae
    Kim, Byoung-Koo
    Yoon, Seung-Yong
    Jang, Jong-Soo
    Jeon, Yong-Hee
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (05): : 110 - 117
  • [37] FPGA-based design of advanced BMS implementing SoC/SoH estimators
    Kumar, Bijender
    Khare, Neeta
    Chaturvedi, P. K.
    MICROELECTRONICS RELIABILITY, 2018, 84 : 66 - 74
  • [38] A Special-Purpose Language for Implementing Pipelined FPGA-Based Accelerators
    de Oliveira, Cristiano B.
    Menotti, Ricardo
    Cardoso, Joao M. P.
    Marques, Eduardo
    LANGUAGES, DESIGN METHODS, AND TOOLS FOR ELECTRONIC SYSTEM DESIGN, 2016, 385 : 75 - 99
  • [39] FPGA-Based Depth Separable Convolution Neural Network
    Lai, Yeong-Kang
    Hwang, Yu-Hao
    2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2020, : 741 - 742
  • [40] FPGA-based Optical Network Function Programmable Node
    Yan, Yan
    Zervas, Georgios
    Rofoee, Bijan Rahimzadeh
    Simeonidou, Dimitra
    2014 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2014,