Development Framework for Implementing FPGA-Based Cognitive Network Nodes

被引:0
|
作者
Lotze, Joerg [1 ]
Fahmy, Suhaib A. [1 ]
Noguera, Juanjo [2 ]
Ozgul, Baris [1 ]
Doyle, Linda [1 ]
Essert, Robert [2 ]
机构
[1] Univ Dublin Trinity Coll, CTVR, Dublin 2, Ireland
[2] Xilinx Res Labs, Dublin, Ireland
来源
GLOBECOM 2009 - 2009 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-8 | 2009年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper identifies important features a cognitive radio framework should provide, namely a virtual architecture for hardware abstraction, an adaptive run-time system for managing cognition, and high level design tools for cognitive radio development. We evaluate a range of existing frameworks with respect to these, and propose a novel FPGA-based framework that provides all these features. By abstracting away the details of hardware reconfiguration, radio designers can implement FPGA-based cognitive nodes much as they would do for a software implementation. We apply the proposed framework to the design and implementation of a receiver node that works in two modes: discovery, where it uses spectrum sensing to find a radio transmission, and communication, in which it receives and demodulates the said transmission. We show how the whole design process does not require any hardware experience on behalf of the radio designer.
引用
收藏
页码:5648 / +
页数:2
相关论文
共 50 条
  • [21] A Practical FPGA-based Framework for Novel CMP Research
    Wee, Sewook
    Casper, Jared
    Njoroge, Njuguna
    Tesylar, Yuriy
    Ge, Daxia
    Kozyrakis, Christos
    Olukotun, Kunle
    FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2007, : 116 - 125
  • [22] FNOCEE: A Framework for NoC Evaluation by FPGA-based Emulation
    Pfefferkorn, Daniel
    Schmider, Achim
    Paya-Vaya, Guillermo
    Neuenhahn, Martin
    Blume, Holger
    PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), 2015, : 86 - 95
  • [23] Towards Cognitive Networking Using FPGA-Based Acceleration
    Lent, Ricardo
    IEEE JOURNAL OF RADIO FREQUENCY IDENTIFICATION, 2021, 5 (03): : 222 - 231
  • [24] A generic execution framework for shared FPGA-based accelerators
    Alexandru, Dumitru Laurentiu
    Maniu, Rares
    2017 INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT (OPTIM) & 2017 INTL AEGEAN CONFERENCE ON ELECTRICAL MACHINES AND POWER ELECTRONICS (ACEMP), 2017, : 803 - 808
  • [25] Towards a general framework for an FPGA-based FFT coprocessor
    Uzun, IS
    Amira, A
    AhmedSaid, A
    Bensaali, F
    SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 1, PROCEEDINGS, 2003, : 617 - 620
  • [26] An FPGA-Based Algorithm Development Framework for Estimating the Accuracy of Embedded DSP Signal Transforms
    Davila-Montero, Sylmarie
    Castillo-Torres, Keisha
    Reyes-Rodriguez, Violeta
    Jimenez, Manuel
    Rodriguez, Domingo
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 643 - 646
  • [27] SSDe: FPGA-based SSD Express Emulation Framework
    Lu, Yizhen
    Yu, Luyang
    Chen, Deming
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [28] An FPGA-based Prototyping Framework for Networks-on-Chip
    Drewes, Tobias
    Joseph, Jan Moritz
    Pionteck, Thilo
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [29] An FPGA-based Thermal Emulation Framework for Multicore Systems
    Alam, Md Shahidul
    Garcia-Ortiz, Alberto
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [30] Development and design of an FPGA-based encoder for NPN
    Ibraimov, M. K.
    Tynymbayev, S. T.
    Skabylov, A. A.
    Kozhagulov, Y.
    Zhexebay, D. M.
    COGENT ENGINEERING, 2022, 9 (01):