Design of a 65-69 GHz 1000:1 FMCW PLL in 65nm CMOS Technology

被引：0

作者：

Nasrollahpour, Mehdi ^{[1
,2
]}

Agrawal, Priyanka ^{[1
,2
]}

Sreekumar, Rahul ^{[1
,2
]}

Yen, Chi-Hsien ^{[1
,2
]}

Aldacher, Muhammad ^{[1
,2
]}

Ye, Song ^{[1
,3
]}

Hamedi-Hagh, Sotoudeh ^{[1
,2
]}

机构：

[1] San Jose State Univ, RFIC Lab, San Jose, CA 95192 USA

[2] San Jose State Univ, San Jose, CA 95192 USA

[3] Chengdu Univ Informat Technol, 24 Block 1 Xuefu Rd, Chengdu 610225, Sichuan, Peoples R China

来源：

PROCEEDINGS OF THE 2019 IEEE TEXAS SYMPOSIUM ON WIRELESS AND MICROWAVE CIRCUITS AND SYSTEMS (WMCS) | 2019年

关键词：

radar; FMCW; PLL; source follower; phase noise; PHASE-LOCKED LOOP; FREQUENCY-SYNTHESIZER;

D O I：

10.1109/wmcas.2019.8732550

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Frequency Modulated Continuous Wave (FMCW) radar systems have found extensive applications in the field of automotive radar and imaging. A fully integrated 65-69 GHz FMCW characteristic frequency synthesizer is presented in this work. The proposed phase locked-loop (PLL) features a 1000:1 frequency division ratio and a novel idea for a source follower buffer based LC voltage controlled oscillator. To achieve a highly linear transfer characteristic, an optimal frequency division topology is implemented. The overall system achieves a range resolution of 7.5 cm and exhibits a closed loop phase noise of -98.5 dBc/Hz at a 1MHz offset frequency. An initial locking period of 1.67 mu s is achieved by the system while exhibiting a linear VCO output characteristic over the desired frequency range.

引用

页数：5

共 50 条

[1] A 29.5 to 31.7 GHz PLL in 65 nm CMOS Technology
Chen, Yangping
Kang, Kai
Tian, Tong
Wang, Wei
Tang, Zongxi
2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
[2] Transformer-based 24 GHz Power Amplifier in 65nm CMOS Technology for FMCW Applications
Muharemovic, Nedim
Bauch, Andreas
Hagelauer, Amelie
Weigel, Robert
2019 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2019, : 371 - 373
[3] A 7GHz-Bandwidth 31.5 GHz FMCW-PLL with Novel Twin-VCOs Structure in 65nm CMOS
Ma, Shunli
Sheng, Jili
Li, Ning
Ren, Junyan
2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 321 - 324
[4] A Terahertz FMCW Comb Radar in 65nm CMOS with 100GHz Bandwidth
Yi, Xiang
Wang, Cheng
Lu, Muting
Wang, Jinchen
Grajal, Jesus
Han, Ruonan
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 90 - +
[5] Gilbert Cell Mixer Design in 65nm CMOS Technology
Bekkaoui, M. Otmane
2017 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC ENGINEERING (ICEEE 2017), 2017, : 67 - 72
[6] Design of a 40GHz PLL Frequency Synthesizer with Wide Locking Range ILFD in 65nm CMOS
Nam, Woongtae
Son, Jihoon
Shin, Hyunchol
2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 23 - 24
[7] Design of a low power 60GHz OOK receiver in 65nm CMOS technology
Lu, Zhenghao
Feng, Chen
Yu, Xiaopeng
Qin, Yajie
Yeo, Kiat Seng
PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 22 - 24
[8] A Compact 67 GHz Oscillator in 65nm CMOS
Pepe, Domenico
Zito, Domenico
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[9] 60 GHz transmitter circuits in 65nm CMOS
Valdes-Garcia, Alberto
Reynolds, Scott
Plouchart, Jean-Oliver
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 583 - 586
[10] A 60 GHz Dual-Mode Amplifier in 65nm CMOS Technology
Akbarpour, M.
Helaoui, M.
Ghannouchi, F. M.
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,

← 1 2 3 4 5 →