Power supply di/dt measurement using on-chip di/dt detector circuit

被引:6
|
作者
Nakura, T [1 ]
Ikeda, M [1 ]
Asada, K [1 ]
机构
[1] Univ Tokyo, Dept Elect Engn, VDEC, Tokyo 1138656, Japan
来源
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年
关键词
D O I
10.1109/VLSIC.2004.1346519
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper demonstrates an on-chip di/dt detector circuit. The di/dt detector circuit consists of a spiral inductor under the power supply line which induces a di/dt proportional voltage, and an amplifier which amplifies and outputs the value. The measurement results show that the di/dt detector output and the voltage difference between a resistor have good agreement. The di/dt detector also measures the de-coupling capacitor effects for the di/dt reduction.
引用
收藏
页码:106 / 109
页数:4
相关论文
共 50 条
  • [21] MODELING OF A PASSIVE DI/DT LIMITER
    YOUNG, SJ
    DAWSON, FP
    KONRAD, A
    IEEE TRANSACTIONS ON MAGNETICS, 1992, 28 (05) : 3051 - 3053
  • [22] Class E low dv/dt and low di/dt rectifiers
    BircaGalateanu, S
    Ivascu, A
    PESC'97: 28TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE - RECORD, VOLS I AND II, 1997, : 1253 - 1259
  • [23] Infinity Sensor: Temperature Sensing in GaN Power Devices using Peak di/dt
    Wang, Jianjing
    Hedayati, Mohammad H.
    Liu, Dawei
    Adami, Salah-Eddine
    Dymond, Harry C. P.
    Dalton, Jeremy J. O.
    Stark, Bernard H.
    2018 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2018, : 884 - 890
  • [24] Closed-Loop di/dt and dv/dt IGBT Gate Driver
    Lobsiger, Yanick
    Kolar, Johann W.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (06) : 3402 - 3417
  • [25] Gate-controlled dv/dt- and di/dt-limitation in high power IGBT converters
    Gerster, Christian
    Hofer, Patrick
    1996, EPE Association, Brussels, Belg (05): : 3 - 4
  • [26] Gate-controlled dv/dt- and di/dt-limitation in high power IGBT converters
    Gerster, Christian
    Hofer, Patrick
    1996, EPE Association, Brussels, Belgium (05): : 3 - 4
  • [27] A di/dt Compensation Technique in Delay Testing by Disconnecting Power Pins
    Baeg, Sanghyeon
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (10) : 3450 - 3456
  • [28] The di/dt limits of the thyristors and protection techniques
    PETER JM
    1971, 25 (07): : 266 - 267
  • [29] di/dt noise in CMOS integrated circuits
    Larsson, P
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 14 (1-2) : 113 - 129
  • [30] Fault Current Protection Control by di/dt
    Burlica, R.
    Hnatiuc, E.
    Astanei, D.
    2014 INTERNATIONAL CONFERENCE AND EXPOSITION ON ELECTRICAL AND POWER ENGINEERING (EPE), 2014, : 264 - 267