Modeling orientation selectivity using a neuromorphic multi-chip system

被引：0

作者：

Chicca, Elisabetta ^{[1
]}

Lichtsteiner, Patrick ^{[1
]}

Delbruck, Tobias ^{[1
]}

Indiveri, Giacomo ^{[1
]}

Douglas, Rodney J. ^{[1
]}

机构：

[1] Univ ETH Zurich, Inst Neuroinformat, Winterthurerstrasse 190, CH-8057 Zurich, Switzerland

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The growing interest in pulse-mode processing by neural networks is encouraging the development of hardware implementations of massively parallel, distributed networks of Integrate-and-Fire (I&F) neurons. We have developed a reconfigurable multi-chip neuronal system for modeling feature selectivity and applied it to oriented visual stimuli. Our system comprises a temporally differentiating imager and a VLSI competitive network. of neurons which use an asynchronous Address Event Representation (AER) for communication. Here we describe the overall system, and present experimental data demonstrating the effect of recurrent connectivity on the pulse-based orientation selectivity.

引用

页码：1235 / +

页数：2

共 50 条

[41] MULTI-CHIP ARRAYS - VOLUME ON A SUBSTRATE
TOPFER, ML
AMERICAN CERAMIC SOCIETY BULLETIN, 1969, 48 (08): : 808 - &
[42] MULTI-CHIP PLASTIC LEADED CHIP CARRIER.
Anon
IBM technical disclosure bulletin, 1986, 29 (05):
[43] An Effective Multi-Chip BIST Scheme
Yervant Zorian
Hakim Bederr
Journal of Electronic Testing, 1997, 10 : 87 - 95
[44] An FPGA for multi-chip reconfigurable logic
Amerson, R
Carter, R
Culbertson, W
Kuekes, P
Snider, G
Albertson, L
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 137 - 143
[45] SILICON HYBRID MULTI-CHIP MODULES
TRIGG, AD
ELECTRONIC PACKAGING MATERIALS SCIENCE IV, 1989, 154 : 53 - 62
[46] A Visible-Light Communication System Using Optical CDMA with RGB Multi-Chip LEDs
Miyazaki, Shinichiro
Matsushima, Tomoko K.
Yamasaki, Shoichiro
Ohmura, Kohtoku
2015 15TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2015, : 101 - 104
[47] Multi-chip modules testing and DFT
Zorian, Y
Marzouki, M
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 722 - 725
[48] A multi-chip module for physics experiments
Benso, A
Chiusano, S
Giovannetti, S
Mariani, R
Motto, S
Prinetto, P
1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 108 - 113
[49] Multi-chip Architecture for IF Neural Network
Sargeni, Fausto
Bonaiuto, Vincenzo
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1210 - 1213
[50] Rapid synthesis of multi-chip systems
Heo, DH
Parker, A
Ravikumar, CP
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 62 - 68

← 1 2 3 4 5 →