Modeling orientation selectivity using a neuromorphic multi-chip system

被引:0
|
作者
Chicca, Elisabetta [1 ]
Lichtsteiner, Patrick [1 ]
Delbruck, Tobias [1 ]
Indiveri, Giacomo [1 ]
Douglas, Rodney J. [1 ]
机构
[1] Univ ETH Zurich, Inst Neuroinformat, Winterthurerstrasse 190, CH-8057 Zurich, Switzerland
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The growing interest in pulse-mode processing by neural networks is encouraging the development of hardware implementations of massively parallel, distributed networks of Integrate-and-Fire (I&F) neurons. We have developed a reconfigurable multi-chip neuronal system for modeling feature selectivity and applied it to oriented visual stimuli. Our system comprises a temporally differentiating imager and a VLSI competitive network. of neurons which use an asynchronous Address Event Representation (AER) for communication. Here we describe the overall system, and present experimental data demonstrating the effect of recurrent connectivity on the pulse-based orientation selectivity.
引用
收藏
页码:1235 / +
页数:2
相关论文
共 50 条
  • [31] Deployment of a Multi-Chip NFC System with Microfluidic for Electrochemical Sensing
    Bianco, Giulio M.
    Mazzaracchio, Vincenzo
    Fiore, Luca
    Arduini, Fabiana
    Marrocco, Gaetano
    Occhiuzzi, Cecilia
    2024 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION AND INC/USNCURSI RADIO SCIENCE MEETING, AP-S/INC-USNC-URSI 2024, 2024, : 19 - 20
  • [32] Incorporating Multi-Chip Module packaging constraints into system design
    Garg, V
    Lacy, S
    Schimmel, DE
    Stogner, D
    Ulmer, C
    Wills, DS
    Yalamanchili, S
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 508 - 513
  • [33] A Dedicated Multi-Chip Programmable System for Cellular Neural Networks
    Mario Salerno
    Fausto Sargeni
    Vincenzo Bonaiuto
    Analog Integrated Circuits and Signal Processing, 1999, 18 : 277 - 288
  • [34] Dedicated multi-chip programmable system for cellular neural networks
    Univ of Rome `Tor Vergata', Rome, Italy
    Analog Integr Circuits Signal Process, 2 (277-288):
  • [35] Optoelectronic multi-chip modules using fiber optics components
    Chiarulli, DM
    Levitan, SP
    Weisser, M
    GLASS SCIENCE AND TECHNOLOGY, 2002, 75 : 277 - 286
  • [36] Enabling Technologies for Multi-Chip Integration Using Proximity Communication
    Chow, Alex
    Hopkins, David
    Drost, Robert
    Ho, Ron
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 39 - 42
  • [37] An Ultra-Low Latency Multicast Router for Large-Scale Multi-Chip Neuromorphic Processing
    Ding, Chen
    Huan, Yuxiang
    Jia, Hao
    Yan, Yulong
    Yang, Fanxi
    Zou, Zhuo
    Zheng, Li-Rong
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [38] MULTI-CHIP MODULE USING COPPER THICK FILM.
    Ikehata, Masao
    Iguchi, Yasuo
    Arao, Yoshinori
    Shibata, Isao
    Nihei, Koji
    International Journal of Microcircuits and Electronic Packaging, 1984, 7 (02): : 35 - 39
  • [39] Miniaturizing power electronics using multi-chip module technology
    Porter, E
    Ang, S
    Burgers, K
    Glover, M
    Olejniczak, K
    Schaper, L
    1997 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES - PROCEEDINGS, 1997, : 329 - 333
  • [40] Wafer Level Multi-Chip Gang Bonding Using TCNCF
    Ahn, SeokGeun
    Kim, HwanKyu
    Kim, Dong Wook
    Hiner, David
    Kim, KeunSoo
    Hwang, TaeKyeong
    Lee, MinJae
    Kang, DaeByoung
    Yoon, JuHoon
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 122 - 127