Process variation-aware performance analysis of asynchronous circuits

被引:4
|
作者
Raji, Mohsen [1 ]
Ghavami, Behnam [1 ]
Pedram, Hossein [1 ]
Zarandi, Hamid R. [1 ]
机构
[1] Amirkabir Univ Technol, Tehran Polytech, Dept Comp Engn & Informat Technol, Tehran, Iran
来源
MICROELECTRONICS JOURNAL | 2010年 / 41卷 / 2-3期
关键词
Asynchronous circuits; Process variation; Spatial correlation; Timed Petri-Net;
D O I
10.1016/j.mejo.2009.12.013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Current technology trends have led to the growing impact of process variations on performance of asynchronous circuits. As it is imperative to model process parameter variations for sub-100nm technologies to produce a more real performance metric, it is equally important to consider the correlation of these variations to increase the accuracy of the performance computation. In this paper, we present an efficient method for performance evaluation of asynchronous circuits considering inter- and intra-die process variation. The proposed method includes both statistical static timing analysis (SSTA) and statistical Timed Petri-Net based simulation. Template-based asynchronous circuit has been modeled using Variant-Timed Petri-Net. Based on this model, the proposed SSTA calculates the probability density function of the delay of global critical cycle. The efficiency for the proposed SSTA is obtained from a technique that is derived from the principal component analysis (PCA) method. This technique simplifies the computation of mean, variance and covariance values of a set of correlated random variables. In order to consider spatial correlation in the Petri-Net based simulation, we also include a correlation coefficient to the proposed Variant-Timed Petri-Net which is obtained from partitioning the circuit. We also present a simulation tool of Variant-Timed Petri-Net and the results of the experiments are compared with Monte Carlo simulation-based method. (C) 2009 Elsevier Ltd. Al! rights reserved.
引用
收藏
页码:99 / 108
页数:10
相关论文
共 50 条
  • [1] Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation
    Raji, Mohsen
    Ghavami, Behnam
    Zarandi, Hamid R.
    Pedram, Hossein
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 5 - 15
  • [2] Process Variation-aware Bridge Fault Analysis
    Kim, Heetae
    Choi, Inhyuk
    Lim, Jaeil
    Oh, Hyunggoy
    Kang, Sungho
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 147 - 148
  • [3] Process Variation-Aware Approximation for Efficient Timing Management of Digital Circuits
    Faryabi, Mohsen
    Dorosti, Hamed
    Modarressi, Mehdi
    Fakhraie, Sied Mehdi
    PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [4] Process Variation-Aware Photonic Design
    Boning, Duane S.
    El-Henawy, Sally, I
    Zhang, Zhengxing
    2021 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2021,
  • [5] Statistical Static Performance Analysis of Asynchronous Circuits Considering Process Variation
    Raji, Mohsen
    Ghavami, Behnam
    Pedram, Hossein
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 291 - 296
  • [6] Variation-aware approaches with power improvement in digital circuits
    Mirzaei, Mohammad
    Mosaffa, Mahdi
    Mohammadi, Siamak
    INTEGRATION-THE VLSI JOURNAL, 2015, 48 : 83 - 100
  • [7] Process variation-aware test for resistive bridges
    Ingelsson, Urban
    Al-Hashimi, Bashir M.
    Khursheed, Saqib
    Reddy, Sudhakar M.
    Harrod, Peter
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 1269 - 1274
  • [8] Towards Process Variation-Aware Power Gating
    Yeh, Chingwei
    Chen, Yuan-Chang
    Wang, Jinn-Shyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (11) : 1929 - 1937
  • [9] Process Variation-Aware Test for Resistive Bridges
    Ingelsson, Urban
    Al-Hashimi, Bashir M.
    Khursheed, Saqib
    Reddy, Sudhakar M.
    Harrod, Peter
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (08) : 1269 - 1274
  • [10] Enhancing Analog Yield Optimization for Variation-aware Circuits Sizing
    Lahiouel, Ons
    Zaki, Mohamed H.
    Tahar, Sofiene
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1273 - 1276