Extraction of the slow oxide trap concentration profiles in MOS transistors using the charge pumping technique

被引:0
|
作者
Maneglia, Y [1 ]
Bauza, D [1 ]
Ghibaudo, G [1 ]
机构
[1] ENSERG, URA CNRS 840, Lab Phys Composants Semicond, F-38016 Grenoble, France
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
It is shown that the charge pumping (CP) technique is a very reliable method for the study of the slow traps in the oxide of metal-oxide-semiconductor (MOS) transistors. The trap concentration is obtained from the variation of the gate pulse frequency, the other measurement parameters being kept constant. The concentrations obtained on virgin devices are in agreement with those measured on state-of-the-art MOS transistors using noise measurements. On virgin and stressed devices, they also agree with those measured using a recently proposed drain-current transient method. The concentration profiles show an increase of the trap density near the oxide semiconductor interface.
引用
收藏
页码:547 / 554
页数:8
相关论文
共 50 条
  • [41] TECHNIQUE FOR MONITORING SLOW INTERFACE-TRAP CHARACTERISTICS IN MOS CAPACITORS
    TANNER, P
    DIMITRIJEV, S
    HARRISON, HB
    ELECTRONICS LETTERS, 1995, 31 (21) : 1880 - 1881
  • [42] A comprehensive study of hot-carrier induced interface and oxide trap distributions in MOSFET's using a novel charge pumping technique
    Mahapatra, S
    Parikh, CD
    Rao, VR
    Viswanathan, CR
    Vasi, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (01) : 171 - 177
  • [43] Measurement of interface states in the LDD region of a MOS transistor using a modified charge pumping technique
    Prabhakar, V
    Brozek, T
    Chan, YD
    Viswanathan, CR
    ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 1996, : 87 - 90
  • [44] A study of hot-carrier induced interface-trap profiles in lateral asymmetric channel MOSFETs using a novel charge pumping technique
    Mahapatra, S
    Rao, VR
    Vasi, J
    Cheng, B
    Woo, JCS
    SOLID-STATE ELECTRONICS, 2001, 45 (10) : 1717 - 1723
  • [45] Challenges in interface trap characterization of deep sub-micron MOS devices using charge pumping techniques
    Autran, JL
    Masson, P
    Ghibaudo, G
    STRUCTURE AND ELECTRONIC PROPERTIES OF ULTRATHIN DIELECTRIC FILMS ON SILICON AND RELATED STRUCTURES, 2000, 592 : 275 - 288
  • [46] Identification of grain-boundary trap properties using three-level charge-pumping technique in polysilicon thin-film transistors
    Kim, KJ
    Kim, O
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1394 - 1397
  • [47] Location of individual traps in DRAM cell transistors by charge pumping technique
    Pierunek, S
    Autran, JL
    Leroy, B
    Gaborieau, LM
    Balland, B
    MICROELECTRONIC ENGINEERING, 1997, 36 (1-4) : 83 - 86
  • [48] An Offset-Cancellation Technique Using Charge-Trap Transistors and Asynchronous Programming Scheme
    Lin, Ye
    Jiang, Anying
    Lv, Jingjing
    Du, Yuan
    Du, Li
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (11) : 4638 - 4642
  • [49] Unsupervised Learning Using Charge-Trap Transistors
    Gu, Xuefeng
    Iyer, Subramanian S.
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (09) : 1204 - 1207
  • [50] USE OF CHARGE PUMPING CURRENTS TO MEASURE SURFACE STATE DENSITIES IN MOS-TRANSISTORS
    ELLIOT, ABM
    SOLID-STATE ELECTRONICS, 1976, 19 (03) : 241 - 247