An Offset-Cancellation Technique Using Charge-Trap Transistors and Asynchronous Programming Scheme

被引：0

作者：

Lin, Ye ^{[1
]}

Jiang, Anying ^{[1
]}

Lv, Jingjing ^{[1
]}

Du, Yuan ^{[1
,2
]}

Du, Li ^{[1
,2
]}

机构：

[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China

[2] Nanjing Univ, Interdisciplinary Res Ctr Future Intelligent Chips, Suzhou 215163, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2024年 / 71卷 / 11期

关键词：

Charge-trap transistors (CTTs); offset-cancellation (OC); differential threshold voltage (Delta Vth); asynchronous programming; MEMORY; CMOS;

D O I：

10.1109/TCSII.2024.3443421

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, a novel offset-cancellation (OC) technique is proposed, utilizing differential pair Charge-Trap Transistors (CTTs) to cancel offset voltage (VOS). The threshold voltage (Vth) degradation of programmed CTTs is characterized and modeled in TSMC 22-nm technology. By utilizing the Vth degradation model of CTTs, an asynchronous programming scheme is proposed to selectively program one of the CTTs based on the differential Vth ( $\Delta $ Vth) in each programming (PRG) operation of the differential pair CTTs. The experiment shows that the $\Delta $ Vth effectively reduces to less than 1mV, and displays negligible retention loss at 27 degrees C and 85 degrees C based on the differential pair CTTs and asynchronous programming scheme.

引用

页码：4638 / 4642

页数：5

共 50 条

[1] Unsupervised Learning Using Charge-Trap Transistors
Gu, Xuefeng
Iyer, Subramanian S.
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (09) : 1204 - 1207
[2] Low-voltage DRAM sensing scheme with offset-cancellation sense amplifier
Hong, S
Kim, E
Wee, JK
Lee, S
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) : 1356 - 1360
[3] Charge-Trap Transistors for CMOS-Only Analog Memory
Gu, Xuefeng
Wan, Zhe
Iyer, Subramanian S.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) : 4183 - 4187
[4] Nonvolatile Charge-Trap Memory Transistors With Top-Gate Structure Using In-Ga-Zn-O Active Channel and ZnO Charge-Trap Layer
Bak, Jun Yong
Ryu, Min-Ki
Park, Sang Hee Ko
Hwang, Chi Sun
Yoon, Sung Min
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 357 - 359
[5] Characterization of the Charge-Trap Dynamics in Organic Thin-Film Transistors
Darbandy, Ghader
Roemer, Christian
Leise, Jakob
Pruefer, Jakob
Borchert, James W.
Klauk, Hagen
Kloes, Alexander
PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 76 - 80
[6] Impact of Charge-Trap Layer Conductivity Control on Device Performances of Top-Gate Memory Thin-Film Transistors Using IGZO Channel and ZnO Charge-Trap Layer
Bak, Jun Yong
Ryu, Min-Ki
Park, Sang Hee Ko
Hwang, Chi-Sun
Yoon, Sung Min
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2404 - 2411
[7] Quantized Neural Network via Synaptic Segregation Based on Ternary Charge-Trap Transistors
Baek, Yongmin
Bae, Byungjoon
Yang, Jeongyong
Lee, Doeon
Lee, Hee Sung
Park, Minseong
Kim, Taegeon
Kim, Sihwan
Park, Bo-In
Yoo, Geonwook
Lee, Kyusang
ADVANCED ELECTRONIC MATERIALS, 2023, 9 (11)
[8] SiNx charge-trap nonvolatile memory based on ZnO thin-film transistors
Kim, Eunkyeom
Kim, Youngill
Kim, Do Han
Lee, Kyoungmi
Parsons, Gregory N.
Park, Kyoungwan
APPLIED PHYSICS LETTERS, 2011, 99 (11)
[9] Characterization of nanoscale vertical-channel charge-trap memory thin film transistors using oxide semiconducting active and trap layers
Bae, Soo-Hyun
Ryoo, Hyun-Joo
Seong, Nak-Jin
Choi, Kyu-Jeong
Kim, Gi-Heon
Yoon, Sung-Min
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2021, 39 (04):
[10] Charge-Trap Flash-Memory Oxide Transistors Enabled by Copper-Zirconia Composites
Baeg, Kang-Jun
Kim, Myung-Gil
Song, Charles K.
Yu, Xinge
Facchetti, Antonio
Marks, Tobin J.
ADVANCED MATERIALS, 2014, 26 (42) : 7170 - 7177

← 1 2 3 4 5 →