An Offset-Cancellation Technique Using Charge-Trap Transistors and Asynchronous Programming Scheme

被引:0
|
作者
Lin, Ye [1 ]
Jiang, Anying [1 ]
Lv, Jingjing [1 ]
Du, Yuan [1 ,2 ]
Du, Li [1 ,2 ]
机构
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China
[2] Nanjing Univ, Interdisciplinary Res Ctr Future Intelligent Chips, Suzhou 215163, Peoples R China
关键词
Charge-trap transistors (CTTs); offset-cancellation (OC); differential threshold voltage (Delta Vth); asynchronous programming; MEMORY; CMOS;
D O I
10.1109/TCSII.2024.3443421
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, a novel offset-cancellation (OC) technique is proposed, utilizing differential pair Charge-Trap Transistors (CTTs) to cancel offset voltage (VOS). The threshold voltage (Vth) degradation of programmed CTTs is characterized and modeled in TSMC 22-nm technology. By utilizing the Vth degradation model of CTTs, an asynchronous programming scheme is proposed to selectively program one of the CTTs based on the differential Vth ( $\Delta $ Vth) in each programming (PRG) operation of the differential pair CTTs. The experiment shows that the $\Delta $ Vth effectively reduces to less than 1mV, and displays negligible retention loss at 27 degrees C and 85 degrees C based on the differential pair CTTs and asynchronous programming scheme.
引用
收藏
页码:4638 / 4642
页数:5
相关论文
共 50 条
  • [31] An offset cancellation technique for comparators using body-voltage trimming
    Babayan-Mashhadi, Samaneh
    Lotfi, Reza
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 673 - 682
  • [32] An offset cancellation technique for comparators using body-voltage trimming
    Samaneh Babayan-Mashhadi
    Reza Lotfi
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 673 - 682
  • [33] Characterization of Programmable Charge-Trap Transistors (CTTs) in Standard 28-nm CMOS for Nonvolatile Memory and Analog Arithmetic Applications
    Du, Yuan
    Li Du
    Fan, Wuyu
    Xiao, Yang
    Chang, Mau-Chung Frank
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 10 - 17
  • [34] Charge-trap memory effect in spray deposited ZnO-based electrolyte-gated transistors operating at low voltage
    Vieira, Douglas Henrique
    Nogueira, Gabriel Leonardo
    Nascimento, Mayk Rodrigues
    Fugikawa-Santos, Lucas
    Alves, Neri
    CURRENT APPLIED PHYSICS, 2023, 53 : 118 - 125
  • [35] Total Ionizing Dose Responses of 22-nm FDSOI and 14-nm Bulk FinFET Charge-Trap Transistors
    Brewer, Rachel M.
    Zhang, En Xia
    Gorchichko, Mariia
    Wang, Peng Fei
    Cox, Jonathan
    Moran, Steven L.
    Ball, Dennis R.
    Sierawski, Brian D.
    Fleetwood, Daniel M.
    Schrimpf, Ronald D.
    Iyer, Subramanian S.
    Alles, Michael L.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 677 - 686
  • [36] Mechanically Robust and Highly Flexible Nonvolatile Charge-Trap Memory Transistors Using Conducting-Polymer Electrodes and Oxide Semiconductors on Ultrathin Polyimide Film Substrates
    Yang, Ji-Hee
    Kim, Do-Kyun
    Yoon, Myung-Han
    Kim, Gi-Heon
    Yoon, Sung-Min
    ADVANCED MATERIALS TECHNOLOGIES, 2019, 4 (10)
  • [37] Photo-Stable Transparent Nonvolatile Memory Thin-Film Transistors Using In-Ga-Zn-O Channel and ZnO Charge-Trap Layers
    Kim, S. J.
    Lee, W. H.
    Byun, C. W.
    Hwang, C. S.
    Yoon, S. M.
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (11) : 1153 - 1156
  • [38] Preparation of Mono-Layered Ag Nanoparticles for Charge-Trap Sites of Memory Thin-Film Transistors Using In-Ga-Zn-O Channel
    Park, Min-Ji
    Jeong, Sunho
    Hong, Gyu Ri
    Kim, Sohee
    Kim, Yun Ho
    Choi, Youngmin
    Yoon, Sung-Min
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2017, 6 (01) : Q18 - Q22
  • [39] Impacts of Bottom-gate Bias Control for Low-voltage Memory Operations of Charge-trap Memory Thin Film Transistors using Oxide Semiconductors
    Son, Min-Tae
    Kim, So-Jung
    Yoon, Sung-Min
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (01) : 69 - 78
  • [40] Solution-processed zirconium acetylacetonate charge-trap layer for multi-bit nonvolatile thin-film memory transistors
    Lee, Song
    Lee, Jeong-In
    Kim, Chang-Hyun
    Kwon, Jin-Hyuk
    Lee, Jonghee
    Boampong, Amos Amoako
    Kim, Min-Hoi
    SCIENCE AND TECHNOLOGY OF ADVANCED MATERIALS, 2023, 24 (01)