Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning

被引:10
|
作者
Jung, Moongon [1 ]
Song, Taigon [2 ]
Peng, Yarui [2 ]
Lim, Sung Kyu [2 ]
机构
[1] Intel, Intel Labs, Santa Clara, CA 95054 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
3-D integrated circuits; block folding; low power; physical design methods; ANALYTICAL PLACEMENT;
D O I
10.1109/TVLSI.2017.2670508
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low power is considered as the driving force for 3-D ICs, yet there have been few thorough design studies on how to reduce power in 3-D ICs. In this paper, we discuss computer-aided design techniques and design methodologies to reduce power consumption in 3-D IC designs using a commercial grade CPU core (OpenSPARC T2 core). To demonstrate power benefits in 3-D ICs, four design techniques are explored: 1) 3-D floorplanning; 2) metal layer usage control for intrablock-level routing; 3) dual-Vth design; and 4) functional unit block (FUB) folding. The benefits and challenges of multiple FUB folding are also discussed. Finally, the through-silicon via technology scaling impact on FUB folding and 3-D power benefit is examined. With the aforementioned methods combined, our 2-tier 3-D designs provide up to 52.3% reduced footprint, 27.9% shorter wirelength, 35.4% decreased buffer cell count, and 27.8% power reduction over the 2-D counterpart under the same performance.
引用
收藏
页码:2109 / 2117
页数:9
相关论文
共 50 条
  • [41] Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs
    Shim, Da Eun
    Pentapati, Sai
    Lee, Jeehyun
    Yu, Yun Seop
    Lim, Sung Kyu
    2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2019,
  • [42] TSV-Based 3-D ICs: Design Methods and Tools
    Lu, Tiantao
    Serafy, Caleb
    Yang, Zhiyuan
    Samal, Sandeep Kumar
    Lim, Sung Kyu
    Srivastava, Ankur
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (10) : 1593 - 1619
  • [43] TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs
    Lu, Yi-Chen
    Pentapati, Sai Surya Kiran
    Zhu, Lingjun
    Samadi, Kambiz
    Lim, Sung Kyu
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [44] Failure Analysis of Plastic Packages for Low-Power ICs
    Saponara, Sergio
    Ciarpi, Gabriele
    Fanucci, Luca
    APPLICATIONS IN ELECTRONICS PERVADING INDUSTRY, ENVIRONMENT AND SOCIETY, APPLEPIES 2016, 2018, 429 : 160 - 166
  • [45] Thermal Pathfinding for 3-D ICs
    Priyadarshi, Shivam
    Davis, W. Rhett
    Steer, Michael B.
    Franzon, Paul D.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (07): : 1159 - 1168
  • [46] LOW-POWER DESIGN
    HINES, J
    KO, U
    MEIER, SE
    NAPPER, S
    PEDRAM, M
    ROY, K
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (04): : 84 - 90
  • [47] Low-power design
    Roy, K
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 323 - 323
  • [48] Design And Sign-off Methodologies For Wafer-To-Wafer Bonded 3D-ICs At Advanced Nodes (invited)
    Sisto, Giuliano
    Chen, Rongmei
    Chou, Richard
    Van der Plas, Geert
    Beyne, Eric
    Rod Metcalfe
    Milojevic, Dragomir
    2021 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PATHFINDING (SLIP 2021), 2021, : 17 - 23
  • [49] A recursive algorithm for low-power memory partitioning
    Benini, L
    Macii, A
    Poncino, M
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 78 - 83
  • [50] Recursive algorithm for low-power memory partitioning
    Universita di Bologna, Bologna, Italy
    Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 78 - 83