Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning

被引:10
|
作者
Jung, Moongon [1 ]
Song, Taigon [2 ]
Peng, Yarui [2 ]
Lim, Sung Kyu [2 ]
机构
[1] Intel, Intel Labs, Santa Clara, CA 95054 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
3-D integrated circuits; block folding; low power; physical design methods; ANALYTICAL PLACEMENT;
D O I
10.1109/TVLSI.2017.2670508
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low power is considered as the driving force for 3-D ICs, yet there have been few thorough design studies on how to reduce power in 3-D ICs. In this paper, we discuss computer-aided design techniques and design methodologies to reduce power consumption in 3-D IC designs using a commercial grade CPU core (OpenSPARC T2 core). To demonstrate power benefits in 3-D ICs, four design techniques are explored: 1) 3-D floorplanning; 2) metal layer usage control for intrablock-level routing; 3) dual-Vth design; and 4) functional unit block (FUB) folding. The benefits and challenges of multiple FUB folding are also discussed. Finally, the through-silicon via technology scaling impact on FUB folding and 3-D power benefit is examined. With the aforementioned methods combined, our 2-tier 3-D designs provide up to 52.3% reduced footprint, 27.9% shorter wirelength, 35.4% decreased buffer cell count, and 27.8% power reduction over the 2-D counterpart under the same performance.
引用
收藏
页码:2109 / 2117
页数:9
相关论文
共 50 条
  • [31] Analog Devices Advances Ultrasound System Design With Low-Power Receiver ICs
    不详
    ELECTRONICS WORLD, 2011, 117 (1897): : 8 - 8
  • [32] Low-power design of pipeline A/D converters
    Kawahito, S.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 505 - 512
  • [33] Tier Partitioning Strategy to Mitigate BEOL Degradation and Cost Issues in Monolithic 3D ICs
    Samal, Sandeep Kumar
    Nayak, Deepak
    Ichihashi, Motoi
    Banna, Srinivasa
    Lim, Sung Kyu
    2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2016,
  • [34] SYSTEM PARTITIONING OF MCMS FOR LOW-POWER
    KHAN, SA
    MADISETTI, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (01): : 41 - 52
  • [35] Three-Tier 3D ICs for More Power Reduction: Strategies in CAD, Design, and Bonding Selection
    Song, Taigon
    Panth, Shreepad
    Chae, Yoo-Jin
    Lim, Sung Kyu
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 752 - 757
  • [36] A low-power unified arithmetic unit for programmable handheld 3-D graphics systems
    Nam, Byeong-Gyu
    Kim, Hyejung
    Yoo, Hoi-Jun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (08) : 1767 - 1778
  • [37] A low-power unified arithmetic unit for programmable handheld 3-D graphics systems
    Nam, Byeong-Gyu
    Kim, Hyejung
    Yoo, Hoi-Jun
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 535 - 538
  • [38] A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation
    Chen, Xianmin
    Jha, Niraj K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1649 - 1662
  • [39] Wafer Level Integration of 3-D Heat Sinks in Power ICs
    Para, Isabella
    Marasso, S. L.
    Perrone, D.
    Gentile, M. G.
    Sanfilippo, C.
    Richieri, Giovanni
    Merlin, Luigi
    Pugliese, D.
    Cocuzza, M.
    Ferrero, S.
    Scaltrito, L.
    Pirri, C. F.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 4226 - 4232
  • [40] Power Distribution Network Modeling for 3-D ICs with TSV Arrays
    Shen, Chi-Kai
    Lu, Yi-Chang
    Chiou, Yih-Peng
    Cheng, Tai-Yu
    Wu, Tzong-Lin
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 17 - 22