An immune fault detection system for analog circuits with automatic detector generation

被引:0
|
作者
Amaral, Jorge L. M. [1 ]
Amaral, Jose F. M. [1 ]
Tanscheit, Ricardo [2 ]
机构
[1] Univ Fed Rio de Janeiro, Dept Elect & Telecommun, BR-20550013 Rio De Janeiro, Brazil
[2] Pontificia Univ Catolica Rio de Janeiro, Dept Elect Engn, 22453-900 Rio De Janeiro, RJ, Brazil
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This work focuses on fault detection of electronic analog circuits. A fault detection system for analog circuits based on cross-correlation and artificial immune systems is proposed. It is capable of detecting faulty components in analog circuits by analyzing its impulse response. The use of cross-correlation for preprocessing the impulse response drastically reduces the size of the detector used by the Real-valued Negative Selection Algorithm (RNSA). The proposed method can automatically generate very efficient detectors by using quadtree decomposition. Results have demonstrated that the proposed system is able to detect faults in a Sallen-Key bandpass filter and in a continuous-time state variable filter.
引用
收藏
页码:2951 / +
页数:3
相关论文
共 50 条
  • [31] Topological Approach to Automatic Symbolic Macromodel Generation for Analog Integrated Circuits
    Shi, Guoyong
    Hu, Hanbin
    Deng, Shuwen
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2017, 22 (03)
  • [32] LAYGEN II-Automatic Layout Generation of Analog Integrated Circuits
    Martins, Ricardo
    Lourenco, Nuno
    Horta, Nuno
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (11) : 1641 - 1654
  • [33] Automatic Structural Test Generation for Analog Circuits using Neural Twins
    Talukdar, Jonti
    Chaudhuri, Arjun
    Bhattacharya, Mayukh
    Chakrabarty, Krishnendu
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 145 - 154
  • [34] Automatic Generation of Autonomous Built-In Observability Structures for Analog Circuits
    Coyette, Anthony
    Esen, Baris
    Vanhooren, Ronny
    Dobbelaere, Wim
    Gielen, Georges
    2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
  • [35] Automatic tool for test set generation and DfT assessment in analog circuits
    Lucas B. Zilch
    Marcelo S. Lubaszewski
    Tiago R. Balen
    Analog Integrated Circuits and Signal Processing, 2022, 112 : 277 - 287
  • [36] A Novel Automatic Placement Generation Tool for Current Mirror in Analog Circuits
    Wang, Yuejiao
    Wang, Lining
    Lan, Bijian
    Wan, Jing
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 106 - 111
  • [37] Automatic tool for test set generation and DfT assessment in analog circuits
    Zilch, Lucas B.
    Lubaszewski, Marcelo S.
    Balen, Tiago R.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (02) : 277 - 287
  • [38] Automatic test generation of linear analog circuits under parameter variations
    Shi, CJR
    Tian, MW
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 501 - 506
  • [39] Research of Automatic Generating Analog Circuits Fault Tree Based on IEEE 1232
    Wang, Yuehai
    Xu, Menghan
    Zhao, Hongling
    Li, Jiaojiao
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON MECHATRONICS, ELECTRONIC, INDUSTRIAL AND CONTROL ENGINEERING, 2015, 8 : 598 - 601
  • [40] FAULT PREDICTION FOR ANALOG CIRCUITS
    JIANG, BL
    WEY, CL
    FAN, LJ
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1988, 7 (01) : 95 - 109