High performance 0.2 mu m CMOS with 25 angstrom gate oxide grown on nitrogen implanted Si substrates

被引：36
|
作者：
Liu, CT
Lloyd, EJ
Ma, Y
Du, M
Opila, RL
Hillenius, SJ
机构：
来源：
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996 | 1996年
关键词：
D O I：
10.1109/IEDM.1996.553849
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：499 / 502
页数：4
相关论文
共 33 条
  • [21] ULTRA-HIGH-SPEED DIGITAL CIRCUIT PERFORMANCE IN 0.2-MU-M GATE-LENGTH ALINAS/GAINAS HEMT TECHNOLOGY
    MISHRA, UK
    JENSEN, JF
    BROWN, AS
    THOMPSON, MA
    JELLOIAN, LM
    BEAUBIEN, RS
    IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) : 482 - 484
  • [22] FABRICATION OF N-CHANNEL METAL-OXIDE SEMICONDUCTOR FIELD-EFFECT TRANSISTORS WITH 0.2 MU-M GATE LENGTHS IN 500 ANGSTROM THIN-FILM SILICON ON SAPPHIRE
    DELAHOUSSAYE, PR
    OFFORD, BW
    MINTER, JP
    IMTHURN, GP
    GARCIA, GA
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1992, 10 (06): : 2954 - 2957
  • [23] HIGH-PERFORMANCE 0.5-MU-M N-MOS TECHNOLOGY WITH THIN NITRIDED OXIDE AS GATE DIELECTRIC
    DACOSTA, JC
    GUEGAN, G
    LERME, M
    REY, A
    GUERIN, M
    DALZOTTO, B
    ROUSSIN, JC
    ELECTRONICS LETTERS, 1989, 25 (17) : 1181 - 1183
  • [24] High-speed performance of 0.35 mu m CMOS gates fabricated on low-dose SIMOX substrates with without an N-well underneath the buried oxide layer
    Yoshino, A
    Kumagai, K
    Hamatake, N
    Tatsumi, T
    Onishi, H
    Kurosawa, S
    Okumura, K
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (03) : 106 - 108
  • [25] Gate-work function engineering using poly-(Si,Ge) for high-performance 0.18μm CMOS technology
    Ponomarev, YV
    Salm, C
    Schmitz, J
    Woerlee, PH
    Stolk, PA
    Gravesteijn, DJ
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 829 - 832
  • [26] A sub-0.18 mu m gate length CMOS technology for high performance (1.5V) and low power (1.0V)
    Rodder, M
    Hong, QZ
    Nandakumar, M
    Aur, S
    Hu, JC
    Chen, IC
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 563 - 566
  • [27] A low-resistance self-aligned T-shaped gate for high-performance sub-0.1-mu m CMOS
    Hisamoto, D
    Umeda, K
    Nakamura, Y
    Kimura, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (06) : 951 - 956
  • [28] High device performance of ion-implanted WN 0.25 mu m gate MESFET fabricated using I-line photolithography with application to MMIC
    Oh, EG
    Yang, JW
    Park, CS
    Pyun, KE
    COMPOUND SEMICONDUCTORS 1995, 1996, 145 : 717 - 720
  • [29] High field-effect mobility in n-channel Si face 4H-SiC MOSFETs with gate oxide grown on aluminum ion-implanted material
    Gudjónsson, G
    Olafsson, HÖ
    Allerstam, F
    Nilsson, PÅ
    Sveinbjörnsson, EÖ
    Zirath, H
    Rödle, T
    Jos, R
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (02) : 96 - 98
  • [30] Threshold voltage roll-up/roll-off characteristic control in sub-0.2-μm single workfunction gate CMOS for high-performance DRAM applications
    Inaba, S
    Katsumata, R
    Akatsu, H
    Rengarajan, R
    Ronsheim, P
    Murthy, CS
    Sunouchi, K
    Bronner, GB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (02) : 308 - 313
1234