High-Accuracy and Area-Efficient Stochastic FIR Digital Filters Based on Hybrid Computation

被引:10
|
作者
Koshita, Shunsuke [1 ]
Onizawa, Naoya [2 ,3 ]
Abe, Masahide [1 ]
Hanyu, Takahiro [3 ]
Kawamata, Masayuki [1 ]
机构
[1] Tohoku Univ, Grad Sch Engn, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, Frontier Res Inst Interdisciplinary Sci, Sendai, Miyagi 9808578, Japan
[3] Tohoku Univ, Res Inst Elect Commun, Sendai, Miyagi 9808577, Japan
来源
关键词
FIR digital filter; stochastic computation; computational accuracy; digital circuit implementation;
D O I
10.1587/transinf.2016LOP0011
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents FIR digital filters based on stochastic/binary hybrid computation with reduced hardware complexity and high computational accuracy. Recently, some attempts have been made to apply stochastic computation to realization of digital filters. Such realization methods lead to significant reduction of hardware complexity over the conventional filter realizations based on binary computation. However, the stochastic digital filters suffer from lower computational accuracy than the digital filters based on binary computation because of the random error fluctuations that are generated in stochastic bit streams, stochastic multipliers, and stochastic adders. This becomes a serious problem in the case of FIR filter realizations compared with the IIR counterparts because FIR filters usually require larger number of multiplications and additions than IIR filters. To improve the computational accuracy, this paper presents a stochastic/binary hybrid realization, where multipliers are realized using stochastic computation but adders are realized using binary computation. In addition, a coefficient-scaling technique is proposed to further improve the computational accuracy of stochastic FIR filters. Furthermore, the transposed structure is applied to the FIR filter realization, leading to reduction of hardware complexity. Evaluation results demonstrate that our method achieves at most 40dB improvement in minimum stopband attenuation compared with the conventional pure stochastic design.
引用
收藏
页码:1592 / 1602
页数:11
相关论文
共 50 条
  • [41] High speed and area-efficient multiply accumulate (MAC) unit for digital signal prossing applications
    Abdelgawad, A.
    Bayoumi, Magdy
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3199 - 3202
  • [42] Josephson-Based Full Digital Bridge for High-Accuracy Impedance Comparisons
    Overney, Frederic
    Flowers-Jacobs, Nathan E.
    Jeanneret, Blaise
    Rufenacht, Alain
    Fox, Anna E.
    Underwood, Jason M.
    Koffman, Andrew D.
    Benz, Samuel P.
    2016 CONFERENCE ON PRECISION ELECTROMAGNETIC MEASUREMENTS (CPEM 2016), 2016,
  • [43] Josephson-based full digital bridge for high-accuracy impedance comparisons
    Overney, Frederic
    Flowers-Jacobs, Nathan E.
    Jeanneret, Blaise
    Rufenacht, Alain
    Fox, Anna E.
    Underwood, Jason M.
    Koffman, Andrew D.
    Benz, Samuel P.
    METROLOGIA, 2016, 53 (04) : 1045 - 1053
  • [44] An Area-Efficient CMOS Time-to-Digital Converter Based on a Pulse-Shrinking Scheme
    Chen, Chun-Chi
    Lin, Shih-Hao
    Hwang, Chorng-Sii
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (03) : 163 - 167
  • [45] An Efficient Way of Obtaining Formulas of Narrowband FIR Digital Filters Based on Sinc Sum Function
    Wang Yunlong
    2009 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY, VOL 3, 2009, : 240 - 245
  • [46] High-Accuracy Image Segmentation Based on Hybrid Attention Mechanism for Sandstone Analysis
    Dong, Lanfang
    Gui, Hao
    Yu, Xiaolu
    Zhang, Xinming
    Xu, Mingyang
    MINERALS, 2024, 14 (06)
  • [47] Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid CMOS/Memristor Circuit
    Mamoru Ishizaka
    Michihiro Shintani
    Michiko Inoue
    Journal of Electronic Testing, 2020, 36 : 537 - 546
  • [48] Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid CMOS/Memristor Circuit
    Ishizaka, Mamoru
    Shintani, Michihiro
    Inoue, Michiko
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (04): : 537 - 546
  • [49] LOW-COMPLEXITY AND HIGH-ACCURACY ODD-ORDER VARIABLE FRACTIONAL-DELAY DIGITAL FILTERS
    Deng, Tian-Bo
    2012 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2012, : 1589 - 1592
  • [50] Area-efficient TFM-based Stochastic Decoder Design for Non-binary LDPC Codes
    Yang, Chih-Wen
    Lee, Xin-Ru
    Chen, Chih-Lung
    Chang, Hsie-Chia
    Lee, Chen-Yi
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 409 - 412