High-Accuracy and Area-Efficient Stochastic FIR Digital Filters Based on Hybrid Computation

被引:10
|
作者
Koshita, Shunsuke [1 ]
Onizawa, Naoya [2 ,3 ]
Abe, Masahide [1 ]
Hanyu, Takahiro [3 ]
Kawamata, Masayuki [1 ]
机构
[1] Tohoku Univ, Grad Sch Engn, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, Frontier Res Inst Interdisciplinary Sci, Sendai, Miyagi 9808578, Japan
[3] Tohoku Univ, Res Inst Elect Commun, Sendai, Miyagi 9808577, Japan
来源
关键词
FIR digital filter; stochastic computation; computational accuracy; digital circuit implementation;
D O I
10.1587/transinf.2016LOP0011
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents FIR digital filters based on stochastic/binary hybrid computation with reduced hardware complexity and high computational accuracy. Recently, some attempts have been made to apply stochastic computation to realization of digital filters. Such realization methods lead to significant reduction of hardware complexity over the conventional filter realizations based on binary computation. However, the stochastic digital filters suffer from lower computational accuracy than the digital filters based on binary computation because of the random error fluctuations that are generated in stochastic bit streams, stochastic multipliers, and stochastic adders. This becomes a serious problem in the case of FIR filter realizations compared with the IIR counterparts because FIR filters usually require larger number of multiplications and additions than IIR filters. To improve the computational accuracy, this paper presents a stochastic/binary hybrid realization, where multipliers are realized using stochastic computation but adders are realized using binary computation. In addition, a coefficient-scaling technique is proposed to further improve the computational accuracy of stochastic FIR filters. Furthermore, the transposed structure is applied to the FIR filter realization, leading to reduction of hardware complexity. Evaluation results demonstrate that our method achieves at most 40dB improvement in minimum stopband attenuation compared with the conventional pure stochastic design.
引用
收藏
页码:1592 / 1602
页数:11
相关论文
共 50 条
  • [21] Establishing a high-accuracy spectral response scale in the near infrared with digital filters
    Gran, J
    Ellingsberg, K
    Sudbo, AS
    APPLIED OPTICS, 2005, 44 (13) : 2482 - 2489
  • [22] Area-efficient and low latency architecture for high speed FIR filter using distributed arithmetic
    Shanthi, Komatnani Govindan
    Nagarajan, Nanjundan
    ICIC Express Letters, Part B: Applications, 2015, 6 (08): : 2053 - 2058
  • [23] Area-Efficient LFSR-Based Stochastic Number Generators With Minimum Correlation
    Salehi, Sayed Ahmad
    IEEE DESIGN & TEST, 2024, 41 (01) : 50 - 59
  • [24] High-speed and area-efficient scalableN-bit digital comparator
    Tyagi, Piyush
    Pandey, Rishikesh
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (04) : 450 - 458
  • [25] Spike-based compact digital neuromorphic architecture for efficient implementation of high order FIR filters
    Diaz, Carlos
    Sanchez, Giovanny
    Avalos, Juan-Gerardo
    Sanchez, Gabriel
    Sanchez, Juan-Carlos
    Perez, Hector
    NEUROCOMPUTING, 2017, 251 : 90 - 98
  • [26] Hybrid method for designing digital FIR filters based on fractional derivative constraints
    Baderia, Kuldeep
    Kumar, Anil
    Singh, Girish Kumar
    ISA TRANSACTIONS, 2015, 58 : 493 - 508
  • [27] Design of area and energy-efficient digital CMOS FIR filters with approximate adder circuits
    Leonardo Bandeira Soares
    Eduardo Antonio César da Costa
    Sergio Bampi
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 99 - 109
  • [28] Design of area and energy-efficient digital CMOS FIR filters with approximate adder circuits
    Soares, Leonardo Bandeira
    Cesar da Costa, Eduardo Antonio
    Bampi, Sergio
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (01) : 99 - 109
  • [29] An Area-Efficient VLSI Architecture for High-Throughput Computation of the 2-D DWT
    Dai, Yuzhou
    Zhang, Wei
    Shi, Lin
    Li, Qitao
    Wu, Zhuolun
    Liu, Yanyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025,
  • [30] High-accuracy and Low-latency Hybrid Stochastic Computing for Artificial Neural Network
    Chen, Kun-Chih
    Chen, Cheng-Ting
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 254 - 255