共 50 条
- [22] Area-efficient and low latency architecture for high speed FIR filter using distributed arithmetic ICIC Express Letters, Part B: Applications, 2015, 6 (08): : 2053 - 2058
- [27] Design of area and energy-efficient digital CMOS FIR filters with approximate adder circuits Analog Integrated Circuits and Signal Processing, 2016, 89 : 99 - 109
- [30] High-accuracy and Low-latency Hybrid Stochastic Computing for Artificial Neural Network 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 254 - 255