New multi-processor digital excitation system

被引:0
|
作者
Morse, CA [1 ]
Mummert, CR [1 ]
Martinez, RF [1 ]
Gibbs, IA [1 ]
Prather, EC [1 ]
机构
[1] Eaton Cutler Hammer, Arden, NC 28704 USA
来源
2000 IEEE POWER ENGINEERING SOCIETY SUMMER MEETING, CONFERENCE PROCEEDINGS, VOLS 1-4 | 2000年
关键词
digital excitation control system; excitation system; voltage control; AC generator control; and voltage regulator;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new digital excitation system that uses a Digital Signal Processor for the required computational speed of the advanced control functions and algorithms, and an integrated communications controller for implementation of event recording, data logging, and a user friendly PC interface. This digital excitation system is scaleable to generation units of all sizes, with minimal changes except to the power electronics and the excitation transformer. A wide range of settings for limiters and regulators is provided to meet the requirements of most utility power generation applications. Block diagrams of the hardware for a single channel system are presented. The regulator and limiter functions are outlined, and the transient event recorder, data logger, user interface, and self-diagnostics are described. A software tool to change settings for the various limiting and protection functions, download new system firmware, and retrieve diagnostic information is also described.
引用
收藏
页码:643 / 648
页数:4
相关论文
共 50 条
  • [41] Dynamic Measurement of Task Scheduling Algorithm in Multi-Processor System
    Xie Y.
    Wu J.
    Chen J.
    Cui M.
    Journal of Shanghai Jiaotong University (Science), 2019, 24 (03): : 372 - 380
  • [42] Improved processor synchronization for multi-processor traffic simulator
    Nakamura, S
    Kawanishi, T
    Tanimoto, S
    Miyanishi, Y
    Saito, S
    SYSTEMS MODELING AND SIMULATION: THEORY AND APPLICATIONS, 2005, 3398 : 386 - 391
  • [43] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 1999, : 499 - 506
  • [44] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    JOURNAL OF ALGORITHMS, 2001, 38 (01) : 2 - 24
  • [45] occam for multi-processor DEC alphas
    Welch, PH
    Poole, MD
    PARALLEL PROGRAMMING AND JAVA, 1997, 50 : 152 - 174
  • [46] On Multi-Processor Speed Scaling with Migration
    Albers, Susanne
    Antoniadis, Antonios
    Greiner, Gero
    SPAA 11: PROCEEDINGS OF THE TWENTY-THIRD ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2011, : 279 - 288
  • [47] Heterogeneous Multi-Processor Coherent Interconnect
    Chirca, Kai
    Pierson, Matthew
    Zbiciak, Joe
    Thompson, David
    Wu, Daniel
    Myilswamy, Shankar
    Griesmer, Roger
    Basavaraj, Kedar
    Huynh, Thomas
    Dayal, Akshit
    You, Junbok
    Eyres, Pat
    Ghadiali, Yusuf
    Beck, Todd
    Hill, Anthony
    Bhoria, Naveen
    Duc Bui
    Tran, Jonathan
    Rahman, Mujibur
    Fei, Hong
    Jagathesan, Shoban
    Anderson, Tim
    2013 IEEE 21ST ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2013, : 17 - 24
  • [48] Bicriteria Multi-Processor Static Scheduling
    Girault, Alain
    Kalla, Hamoudi
    ERCIM NEWS, 2008, (75): : 46 - 47
  • [49] MULTI-PROCESSOR ARCHITECTURE FOR SIMULATION.
    McQuade, Michael R.
    Alford, Cecil O.
    Combustion and Flame, 1980, 5 (03) : 42 - 46
  • [50] Multi-processor scheduling problems in planning
    Long, D
    Fox, M
    IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 998 - 1004