New multi-processor digital excitation system

被引:0
|
作者
Morse, CA [1 ]
Mummert, CR [1 ]
Martinez, RF [1 ]
Gibbs, IA [1 ]
Prather, EC [1 ]
机构
[1] Eaton Cutler Hammer, Arden, NC 28704 USA
来源
2000 IEEE POWER ENGINEERING SOCIETY SUMMER MEETING, CONFERENCE PROCEEDINGS, VOLS 1-4 | 2000年
关键词
digital excitation control system; excitation system; voltage control; AC generator control; and voltage regulator;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new digital excitation system that uses a Digital Signal Processor for the required computational speed of the advanced control functions and algorithms, and an integrated communications controller for implementation of event recording, data logging, and a user friendly PC interface. This digital excitation system is scaleable to generation units of all sizes, with minimal changes except to the power electronics and the excitation transformer. A wide range of settings for limiters and regulators is provided to meet the requirements of most utility power generation applications. Block diagrams of the hardware for a single channel system are presented. The regulator and limiter functions are outlined, and the transient event recorder, data logger, user interface, and self-diagnostics are described. A software tool to change settings for the various limiting and protection functions, download new system firmware, and retrieve diagnostic information is also described.
引用
收藏
页码:643 / 648
页数:4
相关论文
共 50 条
  • [31] Multiconstraint task scheduling in multi-processor system by neural network
    Chen, RM
    Huang, YM
    TENTH IEEE INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 1998, : 288 - 294
  • [32] Dynamic Measurement of Task Scheduling Algorithm in Multi-Processor System
    谢盈
    吴尽昭
    陈建英
    崔梦天
    Journal of Shanghai Jiaotong University(Science), 2019, 24 (03) : 372 - 380
  • [33] Parallel Fock matrix construction on layered multi-processor system
    Umeda, H
    Inadomi, Y
    Honda, H
    Nagashima, U
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 229 : U793 - U793
  • [34] Optimization of Behavioral IPs in Multi-Processor System-on-Chips
    Liu, Yidi
    Schafer, Benjamin Carrion
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 336 - 341
  • [35] Fault Containment in a Reconfigurable Multi-Processor System-on-a-Chip
    Obermaisser, R.
    Hoeftberger, O.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2011,
  • [36] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip
    Ferreira, Rubem Euzebio
    Mourelle, Luiza de Macedo
    Nedjah, Nadia
    TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 : 164 - +
  • [37] RICE - MULTI-PROCESSOR ACQUISITION AND ANALYSIS SYSTEM INCORPORATING CAMAC
    JONES, HV
    BUCHANAN, JA
    MANN, D
    MCGRATH, K
    JONES, MN
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1973, NS20 (01) : 691 - 697
  • [38] System level design methodologies in the multi-processor SoC era
    Imai, Masaharu
    2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX
  • [39] CoMPSoC: A Template for Composable and Predictable Multi-Processor System on Chips
    Hansson, Andreas
    Goossens, Kees
    Bekooij, Marco
    Huisken, Jos
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (01)
  • [40] Virtualization and Emulation of a CAN Device on a Multi-Processor System on Chip
    Breaban, Gabriela
    Koedam, Martijn
    Stuijk, Sander
    Goossens, Kees
    2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 41 - 46