Circuit-Level Techniques for Reliable Physically Uncloneable Functions

被引:24
|
作者
Vivekraja, Vignesh [1 ]
Nazhandali, Leyla [1 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
关键词
AUTHENTICATION;
D O I
10.1109/HST.2009.5225054
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we study the effect of transistor supply voltage and body bias on the performance of ring oscillator Physically Uncloneable Functions (PUFs). The uniqueness (ability to identify a PUF) and reproducibility (ability to reproduce the same output) of PUFs increase drastically in the subthreshold region of operation. Also, the reproducibility of PUFs increase when the transistors are forward body biased. A ring oscillator PUF was tested and it achieved a uniqueness of 47.8% and reproducibility of 100% when operating at a supply voltage of 0.2 V. Compared to a base tine configuration, our method improved the uniqueness by 18% and reproducibility by 7%. Therefore, apart from architectural optimizations, circuit level considerations like supply voltage and body bias can improve the reliability of PUFs.
引用
收藏
页码:30 / 35
页数:6
相关论文
共 50 条
  • [1] Physically Uncloneable Functions in the Universal Composition Framework
    Brzuska, Christina
    Fischlin, Marc
    Schroeder, Heike
    Katzenbeisser, Stefan
    ADVANCES IN CRYPTOLOGY - CRYPTO 2011, 2011, 6841 : 51 - 70
  • [2] Techniques for Nonlinear High-Frequency Circuit-Level Simulation
    Brazil, Thomas J.
    2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 964 - 967
  • [3] Universally Composable Secure Computation with (Malicious) Physically Uncloneable Functions
    Ostrovsky, Rafail
    Scafuro, Alessandra
    Visconti, Ivan
    Wadia, Akshay
    ADVANCES IN CRYPTOLOGY - EUROCRYPT 2013, 2013, 7881 : 702 - 718
  • [4] Circuit-Level Techniques for Logic and Memory Blocks in Approximate Computing Systemsx
    Amanollahi, Saba
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Pedram, Massoud
    PROCEEDINGS OF THE IEEE, 2020, 108 (12) : 2150 - 2177
  • [5] Low cost circuit-level soft error mitigation techniques for combinational logic
    Rajaei, R.
    Tabandeh, M.
    Fazeli, M.
    SCIENTIA IRANICA, 2015, 22 (06) : 2401 - 2414
  • [6] Circuit-Level Hardening Techniques to Mitigate Soft Errors in FinFET Logic Gates
    Zimpeck, Alexandra L.
    Artola, Laurent
    Hubert, Guillaume
    Meinhardt, Cristina
    Kastensmidt, Fernanda L.
    Reis, Ricardo
    2019 19TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2022, : 205 - 210
  • [7] Circuit-Level Techniques to Mitigate Process Variability and Soft Errors in FinFET Designs
    Zimpeck, Alexandra L.
    Meinhardt, Cristina
    Artola, Laurent
    Hubert, Guillaume
    Kastensmidt, Fernanda L.
    Reis, Ricardo
    2019 IFIP/IEEE 27TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2019, : 240 - 241
  • [8] ELECTROMIGRATION FAILURE OF CIRCUIT-LEVEL INTERCONNECTIONS
    SANCHEZ, JE
    MORRIS, JW
    LLOYD, JR
    JOM-JOURNAL OF THE MINERALS METALS & MATERIALS SOCIETY, 1990, 42 (09): : 41 - 45
  • [9] Simulating Circuit-Level Simplifications on CNF
    Jarvisalo, Matti
    Biere, Armin
    Heule, Marijn J. H.
    JOURNAL OF AUTOMATED REASONING, 2012, 49 (04) : 583 - 619
  • [10] Circuit-level comparison of STATCOM technologies
    Lee, CK
    Leung, JSK
    Hui, SYR
    Chung, HSH
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (04) : 1084 - 1092