SINE/COS GENERATOR FOR DIRECT DIGITAL FREQUENCY SYNTHESIZER USING PIPELINED CORDIC PROCESSOR

被引:0
|
作者
Saravanan, P. [1 ]
Ramasamy, S. [2 ]
机构
[1] RMK Engn Coll, Madras, Tamil Nadu, India
[2] RMK Engn Coll, Dept ECE, Madras, Tamil Nadu, India
关键词
DDFS; CORDIC; FPGA; ASIC; Pipelined processor; sine and cosine generator;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Signal generators, also known as function generators, they are electronic devices that generate repeating or non-repeating electronic signals in either the analog or digital form. They are generally used in designing, testing, troubleshooting, and repairing electronic or electro acoustic devices, though they often have artistic uses as well. Many features added to function generators have complicated their design and increased their cost. We cannot create any arbitrary waveform. There is an opportunity for a radical redesign of the familiar function generator using Direct Digital Frequency Synthesis (DDFS). In this paper we present a hardware efficient architecture by using CORDIC algorithm for the calculation of sine and cosine functions for DDFS. This approach is simulated using ModelSim simulation software, synthesized using Xilinx ISE design suite and the proposed architecture is implemented on Xilinx FPGA target device i. e. SPARTAN 3E. Finally, the device utilization summary and timing reports are presented, finally we revised CORDIC algorithm implementation in 180 nm standard CMOS technology using Synopsys tools and investigate its performance The dominant factor favourable to ASICs is their lower power consumption, which is of primary concern for DDFS devices and their lower cost in large volumes. The proposed architecture has been implemented in VLSI using 0.18 micron technology with a core area of 7.452 mm(2), and the dimensions of the chip are 3.16 mm 3.16 mm.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Pipelined CORDIC design on FPGA for a digital sine and cosine waves generator
    Garcia, Esteban O.
    Cumplido, Rene
    Arias, Miguel
    2006 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING, 2006, : 302 - +
  • [2] FPGA Implementation of Pipelined CORDIC Based Quadrature Direct Digital Synthesizer with Improved SFDR
    Prasad, N.
    Swain, Ayas Kanta
    Mahapatra, K. K.
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 756 - 760
  • [3] A direct digital frequency synthesizer based on CORDIC algorithm implemented with FPGA
    Wang, Y
    Zhu, KJ
    Min, H
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 832 - 835
  • [4] Digit-pipelined direct digital frequency synthesis based on differential CORDIC
    Kang, Chang Yong
    Swartzlander, Earl E., Jr.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (05) : 1035 - 1044
  • [5] A high speed direct digital frequency synthesizer using a low power pipelined parallel accumulator
    Yang, BD
    Kim, LS
    Yu, HK
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 373 - 376
  • [6] Arbitrary waveform generator based on direct digital frequency synthesizer
    Hu, Weibo
    Lee, Chung Len
    Wang, Xin'an
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 567 - +
  • [7] A pipelined digital frequency synthesizer based on feedback
    Palomaki, KI
    Niittylahti, J
    Lehtinen, V
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 814 - 817
  • [8] An area optimized direct digital frequency synthesizer based on improved hybrid CORDIC algorithm
    Xin, Ru
    Zhang, Xiao-tong
    Li, Han
    Wang, Qin
    Li, Zhan-cai
    PROCEEDINGS OF 2007 INTERNATIONAL WORKSHOP ON SIGNAL DESIGN AND ITS APPLICATIONS IN COMMUNICATIONS, 2007, : 243 - +
  • [9] Direct digital frequency synthesis using a modified CORDIC
    Grayver, E
    Daneshrad, B
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D241 - D244
  • [10] Pseudorandom Sequence Generator Using CORDIC Processor
    Dmitriev, Dmitry
    Sokolovskiy, Aleksey
    Gladyshev, Andrey
    Ratushniak, Vasily
    Tyapkin, Valery
    2019 URAL SYMPOSIUM ON BIOMEDICAL ENGINEERING, RADIOELECTRONICS AND INFORMATION TECHNOLOGY (USBEREIT), 2019, : 477 - 480