SINE/COS GENERATOR FOR DIRECT DIGITAL FREQUENCY SYNTHESIZER USING PIPELINED CORDIC PROCESSOR

被引:0
|
作者
Saravanan, P. [1 ]
Ramasamy, S. [2 ]
机构
[1] RMK Engn Coll, Madras, Tamil Nadu, India
[2] RMK Engn Coll, Dept ECE, Madras, Tamil Nadu, India
关键词
DDFS; CORDIC; FPGA; ASIC; Pipelined processor; sine and cosine generator;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Signal generators, also known as function generators, they are electronic devices that generate repeating or non-repeating electronic signals in either the analog or digital form. They are generally used in designing, testing, troubleshooting, and repairing electronic or electro acoustic devices, though they often have artistic uses as well. Many features added to function generators have complicated their design and increased their cost. We cannot create any arbitrary waveform. There is an opportunity for a radical redesign of the familiar function generator using Direct Digital Frequency Synthesis (DDFS). In this paper we present a hardware efficient architecture by using CORDIC algorithm for the calculation of sine and cosine functions for DDFS. This approach is simulated using ModelSim simulation software, synthesized using Xilinx ISE design suite and the proposed architecture is implemented on Xilinx FPGA target device i. e. SPARTAN 3E. Finally, the device utilization summary and timing reports are presented, finally we revised CORDIC algorithm implementation in 180 nm standard CMOS technology using Synopsys tools and investigate its performance The dominant factor favourable to ASICs is their lower power consumption, which is of primary concern for DDFS devices and their lower cost in large volumes. The proposed architecture has been implemented in VLSI using 0.18 micron technology with a core area of 7.452 mm(2), and the dimensions of the chip are 3.16 mm 3.16 mm.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Optimisation of direct digital frequency synthesisers based on CORDIC
    Cardells-Tormo, F
    Valls-Coquillat, J
    ELECTRONICS LETTERS, 2001, 37 (21) : 1278 - 1280
  • [32] High-Frequency Direct Digital Frequency Synthesizer Design with Non-Uniform Sine-Weighted Digital-to-Analog Convertor
    Nezhad, Mojtaba Hasan
    Jannesari, Abumoslem
    2014 7th International Symposium on Telecommunications (IST), 2014, : 159 - 164
  • [33] Direct Digital Frequency Synthesizer Design with Non-Uniform Squared-Sine-Weighted Digital-to-Analog Convertor
    HasanNezhad, Mojtaba
    Jannesari, Abumoslem
    2014 7th International Symposium on Telecommunications (IST), 2014, : 394 - 399
  • [34] The application of a novel direct digital frequency synthesizer for the IP core design of all digital three phase SPWM generator
    Yi, L
    Yuan, Y
    Yu, NM
    Yong, G
    IPEMC 2004: THE 4TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 730 - 733
  • [35] Creation of Optimal Frequency for Electrostatic Force Microscopy Using Direct Digital Synthesizer
    Moon, Seunghyun
    Kang, Mingyu
    Kim, Jung-Hwan
    Park, Kyeo-Reh
    Shin, ChaeHo
    APPLIED SCIENCES-BASEL, 2017, 7 (07):
  • [36] Direct Digital Frequency Synthesizer Using Nonuniform Piecewise-Linear Approximation
    De Caro, Davide
    Petra, Nicola
    Strollo, Antonio Giuseppe Maria
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (10) : 2409 - 2419
  • [37] A direct digital frequency synthesizer with CMOS OTP ROM
    Huang, Chi-Chun
    Jhuang, Guo-Lin
    Wang, Chua-Chin
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 92 - 95
  • [38] A Low-Complexity Direct Digital Frequency Synthesizer
    Lai Lin-hui
    Li Xiao-jin
    Lai Zong-sheng
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1645 - 1648
  • [39] New Phase Accumulator for Direct Digital Frequency Synthesizer
    Polikarovskykh, Oleksiy
    Kovtun, Lydmila
    Karpova, Lesya
    Gula, Igor
    2018 INTERNATIONAL SCIENTIFIC-PRACTICAL CONFERENCE: PROBLEMS OF INFOCOMMUNICATIONS SCIENCE AND TECHNOLOGY (PIC S&T), 2018, : 51 - 54
  • [40] A storage optimization method for frequency direct digital synthesizer
    College of Computer and Communication, Hunan University, Changsha 410082, China
    Jisuanji Yanjiu yu Fazhan, 5 (956-961):