Delay/Phase regeneration circuits

被引：0

作者：

D'Alessandro, Crescenzo ^{[1
]}

Mokhov, Andrey ^{[1
]}

Bystrov, Alex ^{[1
]}

Yakovlev, Alex ^{[1
]}

机构：

[1] Univ Newcastle, Sch EECE, Microelect Syst Design Grp, Newcastle Upon Tyne, Tyne & Wear, England

来源：

ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS | 2007年

基金：

英国工程与自然科学研究理事会;

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Designs which require a phase relationship between two signals to be maintained along a link benefit from the use of repeaters which actively regenerate this relationship. This paper discusses some implementations of phase-regeneration circuits and attempts to introduce the reader to the issues encountered in the design of such circuitry. The paper proposes various design solutions for the dual-rail case, extending the work to the multiple-rail case. A novel device which is able to reconstruct a sequence of events is also presented, the Transition Sequence Encoder. Simulation results are provided with discussion on the relative performance.

引用

页码：105 / +

页数：2

共 50 条

[31] Delay fault simulation of sequential circuits
Hirabayashi, Kanji
Journal of Electronic Testing: Theory and Applications (JETTA), 1993, 4 (02): : 131 - 136
[32] Delay Fault Diagnosis in Sequential Circuits
Benabboud, Y.
Bosio, A.
Dilillo, L.
Girard, P.
Pravossoudovitch, S.
Virazel, A.
Riewer, O.
2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 355 - +
[33] Modelling noise and delay in VLSI circuits
Pamunuwa, D
Elassaad, S
Tenhunen, H
ELECTRONICS LETTERS, 2003, 39 (03) : 269 - 271
[34] Delay variation tolerance for domino circuits
Wu, Kai-Chiang
Hsieh, Cheng-Tao
Chang, Shih-Chieh
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 354 - 359
[35] RIDING TO CIRCUITS - INDIANA PROBES DELAY
HUNTER, DH
JUDICATURE, 1975, 59 (01) : 18 - 21
[36] Computational delay models to estimate the delay of floating cubes in CMOS circuits
Guerrero, D
Wilke, G
Güntzel, JL
Bellido, MJ
Chico, JJ
Ruiz-de-Clavijo, P
Millan, A
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 501 - 510
[37] Equalization of interconnect propagation delay with negative group delay active circuits
Ravelo, Blaise
Perennec, Andre
Le Roy, Marc
2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2007, : 15 - 18
[38] Diagnosing delay faults in combinational circuits under the ambiguous delay model
Boateng, KO
Takahashi, H
Takamatsu, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (12): : 1563 - 1571
[39] Delay modeling and critical-path delay calculation for MTCMOS circuits
Ohkubo, Naoaki
Usami, Kimiyoshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3482 - 3490
[40] ADJUSTABLE ALL-PASS NETWORK SUITABLE FOR PHASE SHIFTING AND TIME DELAY APPLICATIONS IN INTEGRATED CIRCUITS
WOODARD, JC
NEWCOMB, RW
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1968, IE15 (01): : 17 - &

← 1 2 3 4 5 →