Delay/Phase regeneration circuits

被引：0
|
作者：
D'Alessandro, Crescenzo [1 ]
Mokhov, Andrey [1 ]
Bystrov, Alex [1 ]
Yakovlev, Alex [1 ]
机构：
[1] Univ Newcastle, Sch EECE, Microelect Syst Design Grp, Newcastle Upon Tyne, Tyne & Wear, England
来源：
ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS | 2007年
基金：
英国工程与自然科学研究理事会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Designs which require a phase relationship between two signals to be maintained along a link benefit from the use of repeaters which actively regenerate this relationship. This paper discusses some implementations of phase-regeneration circuits and attempts to introduce the reader to the issues encountered in the design of such circuitry. The paper proposes various design solutions for the dual-rail case, extending the work to the multiple-rail case. A novel device which is able to reconstruct a sequence of events is also presented, the Transition Sequence Encoder. Simulation results are provided with discussion on the relative performance.
引用
收藏
页码：105 / +
页数：2
相关论文
共 50 条
  • [21] AN ALGEBRA FOR DELAY-INSENSITIVE CIRCUITS
    JOSEPHS, MB
    UDDING, JT
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 343 - 352
  • [22] IMPLEMENTATION CONDITIONS FOR DELAY INSENSITIVE CIRCUITS
    GAMMELGAARD, A
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 365 : 341 - 355
  • [23] Analysis of the effects of time delay in clock recovery circuits based on phase-locked loops
    Zibar, D
    Oxenlowe, LK
    Clausen, AT
    Mork, J
    Jeppesen, P
    2004 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2004, : 316 - 317
  • [24] Power optimization of delay constrained circuits
    Nayak, A
    Haldar, M
    Banerjee, P
    Chen, CH
    Sarrafzadeh, M
    VLSI DESIGN, 2001, 12 (02) : 125 - 138
  • [25] AUTOMATIC CONTROL OF FANTASTRON DELAY CIRCUITS
    MISHIN, GP
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1964, (02) : 346 - &
  • [26] Negative Group Delay Circuits and Applications
    Xiao, Jian-Kang
    Wang, Qiu-Fen
    Ma, Jian-Guo
    IEEE MICROWAVE MAGAZINE, 2021, 22 (02) : 16 - 32
  • [27] CUSTOMER EVALUATION OF TELEPHONE CIRCUITS WITH DELAY
    HELDER, GK
    BELL SYSTEM TECHNICAL JOURNAL, 1966, 45 (07): : 1157 - +
  • [28] Delay fault models for VLSI circuits
    Pomeranz, I
    Reddy, SM
    INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 21 - 40
  • [29] Power optimization of delay constrained circuits
    Nayak, A
    Haldar, M
    Banerjee, P
    Chen, CH
    Sarrafzadeh, M
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 305 - 309
  • [30] Circuits to Measure the Delay Variability of MOSFETs
    Balakrishnan, Karthik
    Jenkins, Keith
    2014 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2014, : 127 - 131
12345