共 50 条
- [43] A gate-level timing model for SOI circuits ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 795 - 798
- [44] Improving Gate-Level Simulation of Quantum Circuits Quantum Information Processing, 2003, 2 : 347 - 380
- [45] Formal Verification of Gate-Level Computer Systems COMPUTER SCIENCE - THEORY AND APPLICATIONS, 2009, 5675 : 322 - +
- [47] A gate-level model for morphogenetic evolvable hardware 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 113 - 119
- [49] Induction-based gate-level verification of multipliers ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 190 - 193
- [50] Optimal Design on Asynchronous System with Gate-level Pipelining PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,