共 50 条
- [34] RTL power optimization with gate-level accuracy ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 39 - 45
- [35] Temporal Parallel Gate-level Timing Simulation HLDVT: 2008 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2008, : 111 - +
- [36] New approach in gate-level glitch modelling EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 66 - 71
- [38] A technique for identifying RTL and gate-level correspondences 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 591 - 594
- [39] Library compatible Ceff for gate-level timing DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 826 - 830
- [40] A Gate-Level Approach To Compiling For Quantum Computers 2018 NINTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2018,