Gate-Level Information Flow Tracking for Security Lattices

被引:26
|
作者
Hu, Wei [1 ]
Mu, Dejun [1 ]
Oberg, Jason [2 ]
Mao, Baolei [3 ]
Tiwari, Mohit [4 ]
Sherwood, Timothy [5 ]
Kastner, Ryan [6 ]
机构
[1] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[3] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China
[4] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[5] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA
[6] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
基金
美国国家科学基金会;
关键词
Security; Design; Verification; High-assurance system; hardware security; gate-level information flow tracking; multilevel security; security lattice; formal method;
D O I
10.1145/2676548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-assurance systems found in safety-critical infrastructures are facing steadily increasing cyber threats. These critical systems require rigorous guarantees in information flow security to prevent confidential information from leaking to an unclassified domain and the root of trust from being violated by an untrusted party. To enforce bit-tight information flow control, gate-level information flow tracking (GLIFT) has recently been proposed to precisely measure and manage all digital information flows in the underlying hardware, including implicit flows through hardware-specific timing channels. However, existing work in this realm either restricts to two-level security labels or essentially targets two-input primitive gates and several simple multilevel security lattices. This article provides a general way to expand the GLIFT method for multilevel security. Specifically, it formalizes tracking logic for an arbitrary Boolean gate under finite security lattices, presents a precise tracking logic generation method for eliminating false positives in GLIFT logic created in a constructive manner, and illustrates application scenarios of GLIFT for enforcing multilevel information flow security. Experimental results show various trade-offs in precision and performance of GLIFT logic created using different methods. It also reveals the area and performance overheads that should be expected when expanding GLIFT for multilevel security.
引用
收藏
页码:1 / 25
页数:25
相关论文
共 50 条
  • [31] Improving Gate-Level Simulation of Quantum Circuits
    Viamontes, George F.
    Markov, Igor L.
    Hayes, John P.
    QUANTUM INFORMATION PROCESSING, 2003, 2 (05) : 347 - 380
  • [32] An Accurate Gate-level Stress Estimation for NBTI
    Han, Sangwoo
    Lee, Junho
    Kim, Byung-Su
    Kim, Juho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (02) : 139 - 144
  • [33] Identification of Hardware Trojan in Gate-Level Netlist
    Mondal, Anindan
    Ghosh, Archisman
    Karmakar, Shubrojyoti
    Mahalat, Mahabub Hasan
    Roy, Suchismita
    Sen, Bibhash
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)
  • [34] RTL power optimization with gate-level accuracy
    Wang, Q
    Roy, S
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 39 - 45
  • [35] Temporal Parallel Gate-level Timing Simulation
    Kim, Dusung
    Ciesielski, Maciej
    Shim, Kyuho
    Yang, Seiyang
    HLDVT: 2008 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2008, : 111 - +
  • [36] New approach in gate-level glitch modelling
    Rabe, D
    Nebel, W
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 66 - 71
  • [37] Gate-Level Circuit Reliability Analysis: A Survey
    Xiao, Ran
    Chen, Chunhong
    VLSI DESIGN, 2014,
  • [38] A technique for identifying RTL and gate-level correspondences
    Ravi, S
    Ghosh, I
    Boppana, V
    Jha, NK
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 591 - 594
  • [39] Library compatible Ceff for gate-level timing
    Sheehan, BN
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 826 - 830
  • [40] A Gate-Level Approach To Compiling For Quantum Computers
    Dietz, Henry G.
    2018 NINTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2018,