Design of the TRIO system-on-chip for aerospace

被引：4
|
作者：
Kottaras, G [1 ]
Sarris, E
Paschalidis, B
Stamatopoulos, N
Paschalidis, N
机构：
[1] Democritus Univ Thrace, Thrace, Greece
[2] Johns Hopkins Univ, Appl Phys Lab, Laurel, MD 20723 USA
来源：
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 2004年 / 40卷 / 03期
基金：
美国国家航空航天局;
关键词：
D O I：
10.1109/TAES.2004.1337460
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
Several design and testing aspects of the TRIO smart sensor data acquisition chip, developed by JHU/APL for NASA spacecraft applications are presented. TRIO includes a 10 bit self-corrected analog-to-digital converter (ADC), 16/32 analog inputs, a front end multiplexer with selectable aquisition time, a current source, memory, serial and parallel bus, and control logic. So far TRIO is used in many missions including Contour, Messenger, Stereo, Pluto, and the generic JPL X2000 spacecraft bus.
引用
收藏
页码：862 / 878
页数：17
相关论文
共 50 条
  • [41] System-on-chip design: Impact on education and research
    De Man, H
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (03): : 11 - 19
  • [42] System-on-chip design: impact on education and research
    De Man, Hugo
    IEEE Design and Test of Computers, 16 (03): : 11 - 19
  • [43] System-on-chip design methodology for a statistical coder
    Le, Thinh M.
    Tian, X. H.
    Ho, B. L.
    Nankoo, J.
    Lian, Y.
    SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 82 - +
  • [44] Design of a system-on-chip switched network and its design support
    Wiklund, D
    Liu, D
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1279 - 1283
  • [45] Trends and challenges with system-on-chip technology for multimedia system design
    Chen, YK
    Kung, SY
    2005 Emerging Information Technology Conference (EITC), 2005, : 34 - 37
  • [46] A system-level simulation environment for system-on-chip design
    Schneider, T
    Mades, J
    Windisch, A
    Glesner, M
    Monjau, D
    Ecker, W
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 58 - 62
  • [47] Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip
    Phi-Hung Pham
    Song, Junyoung
    Park, Jongsun
    Kim, Chulwoo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 173 - 177
  • [48] A behavioral type inference system for compositional system-on-chip design
    Talpin, JP
    Berner, D
    Shukla, SK
    Le Guernic, P
    Gamatié, A
    Gupta, R
    FOURTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2004, : 47 - 56
  • [49] System-level simulation environment for system-on-chip design
    Darmstadt Univ of Technology, Darmstadt, Germany
    Proc Annu IEEE Int ASIC Conf Exhib, (58-62):
  • [50] Design challenges for System-In-Package vs System-On-Chip
    Trigas, C
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 663 - 666
12345