System/Network Design-Space Exploration Based on TLM for Networked Embedded Systems

被引:16
|
作者
Bombieri, Nicola [1 ]
Fummi, Franco [1 ]
Quaglia, Davide [1 ]
机构
[1] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy
关键词
Design; Performance; Verification; Transaction level modeling; networked embedded systems;
D O I
10.1145/1721695.1721703
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article presents amethodology for the design of Networked Embedded Systems (NESs), which extends Transaction Level Modeling (TLM) to perform system/network design-space exploration. As a result, a new design dimension is added to the traditional TLM refinement process to represent network configuration alternatives. Each network configuration can be used to drive both architecture exploration and system validation after each refinement step. A system/network simulation taxonomy is investigated aiming at precisely identifying the role of cosimulation in system/network design-space exploration. Furthermore, a general criterion to map functionalities to system and network models is presented. As a case study, the proposed methodology is applied to the design of a Voice-over-IP client.
引用
收藏
页数:32
相关论文
共 50 条
  • [31] An abstract modeling approach towards system-level design-space exploration
    van Wijk, FN
    Voeten, JPM
    ten Berg, AJWM
    SYSTEM SPECIFICATION AND DESIGN LANGUAGES: BEST OF FDL '02, 2003, : 267 - 282
  • [32] Data Mining in System-Level Design Space Exploration of Embedded Systems
    Richthammer, Valentina
    Scheinert, Tobias
    Glass, Michael
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2020, 2020, 12471 : 52 - 66
  • [33] Methodologies and tools for the design space exploration of embedded systems
    Vega-Rodriguez, Miguel A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (01) : 53 - 54
  • [34] Security Driven Design Space Exploration for Embedded Systems
    Gressl, Lukas
    Steger, Christian
    Neffe, Ulrich
    PROCEEDINGS OF THE 2019 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2019,
  • [35] Analytical design space exploration of caches for embedded systems
    Ghosh, A
    Givargis, T
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 650 - 655
  • [36] Modular design space exploration framework for embedded systems
    Künzli, S
    Thiele, L
    Zitzler, E
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 183 - 192
  • [37] Search-space Decomposition for System-level Design Space Exploration of Embedded Systems
    Richthammer, Valentina
    Fassnacht, Fabian
    Glass, Michael
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (02)
  • [38] A Design-Space Exploration for Allocating Security Tasks in Multicore Real-Time Systems
    Hasan, Monowar
    Mohan, Sibin
    Pellizzoni, Rodolfo
    Bobba, Rakesh B.
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 225 - 230
  • [39] Design-Space Exploration for Decision-Support Software
    Penders, Ate
    Pavlin, Gregor
    Varbanescu, Ana Lucia
    Sips, Henk
    PROCEEDINGS OF THE 37TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, ASE 2022, 2022,
  • [40] Exploring Exploration: A Tutorial Introduction to Embedded Systems Design Space Exploration
    Pimentel, Andy D.
    IEEE DESIGN & TEST, 2017, 34 (01) : 77 - 90