A 5-Gbit/s CMOS optical receiver frontend

被引：0

作者：

Beaudoin, F ^{[1
]}

El-Gamal, MN ^{[1
]}

机构：

[1] McGill Univ, Montreal, PQ H3A 2A7, Canada

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

An optical receiver frontend achieving a 5-Gbls bit-rate was realized in a 0.18mum CMOS process. The preamplifier has a measured gain of 58.7dBOmega, an input-referred current noise of 13 pA/rootHz, and uses a constant-k filter to extend the bandwidth. The TIA is followed by a chain of amplification stages with passive offset control. The receiver operates from a 1.8V power supply, while dissipating only 47mW (97mW with the complete test circuitry and buffers). The circuit is housed in a standard CFP24 package.

引用

页码：168 / 171

页数：4

共 50 条

[31] 5-Gbit/s 0.18-μm CMOS单片集成低功耗时钟恢复电路设计(英文)
张长春
王志功
施思
潘海仙
郭宇峰
黄继伟
Journal of Southeast University(English Edition), 2011, 27 (02) : 136 - 139
[32] Demonstration of optical de-aggregation of a single 10-Gbit/s QPSK signal to two 5-Gbit/s OOK signals using nonlinear wave mixing and constellation biasing
Karapetyan, Narek
Minoofar, Amir
Alhaddad, Abdulrahman
Ko, Wing
Lian, Hongkun
Ramakrishnan, Muralekrishnan
Zhou, Huibin
Tur, Moshe
Habif, Jonathan l.
Willner, Alan e.
OPTICS LETTERS, 2025, 50 (03) : 788 - 791
[33] A Ultra-Wideband Fully Integrated CMOS Sampling Receiver Frontend
Xu, R.
Huynh, C.
Nguyen, C.
2010 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2010,
[34] 2-CHANNEL 5 GBIT/S SILICON BIPOLAR MONOLITHIC RECEIVER FOR PARALLEL OPTICAL INTERCONNECTS
WIELAND, J
DURAN, H
FELDER, A
ELECTRONICS LETTERS, 1994, 30 (04) : 358 - 359
[35] Compact receiver module with integrated optical De-multiplexer for 40 Gbit/s and 100 Gbit/s
Kawamura, Masanobu
Nakajima, Fumihiro
Oomori, Hiroyasu
Hara, Hiroshi
Yasaki, Atsushi
SEI Technical Review, 2015, (80): : 66 - 70
[36] A 5Gb/s monolithically integrated optical receiver in standard CMOS process
Chiu, Hsiang-Yi
Yi, Bin-Wei
Tsai, Chia-Ming
International Journal of Electrical Engineering, 2009, 16 (03): : 261 - 268
[37] A 5-Gbit/s CDR circuit with 1.4 mW multi-PFD phase rotating PLL
Kim, Kyoung-Ho
Bae, Jun-Han
Jun, Young-Hyun
Kwon, Kee-Won
IEICE ELECTRONICS EXPRESS, 2014, 11 (24):
[38] A 5-Gbit/s Clock- and Data-Recovery Circuit With 1/8-Rate Linear Phase Detector in 0.18-μm CMOS Technology
Seo, Young-Suk
Lee, Jang-Woo
Kim, Hong-Jung
Yoo, Changsik
Lee, Jae-Jin
Jeong, Chun-Seok
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (01) : 6 - 10
[39] 7Gbit/s measurements on a 0.8μm CMOS line-receiver
Johansson, HO
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A308 - A311
[40] 10 Gbit/s optical receiver module using plastic package
Kurosaki, T
Yokoyama, K
Endo, J
Tadokoro, T
Amano, M
Nakamura, M
Okayasu, M
Shuto, Y
Ishihara, N
Suzuki, Y
ELECTRONICS LETTERS, 2002, 38 (10) : 470 - 472

← 1 2 3 4 5 →