Triple-Stacked Wafer-to-Wafer Hybrid Bonding for 3D Structured Image Sensors

被引：0
|
作者：
Honda, Yuki [1 ]
Goto, Masahide [1 ]
Watabe, Toshihisa [1 ]
Nanba, Masakazu [1 ]
Iguchi, Yoshinori [1 ]
Saraya, Takuya [2 ]
Kobayashi, Masaharu [2 ]
Higurashi, Eiji [2 ]
Toshiyoshi, Hiroshi [2 ]
Hiramoto, Toshiro [2 ]
机构：
[1] NHK Sci & Technol Res Labs, Setagaya Ku, 1-10-11 Kinuta, Tokyo 1578510, Japan
[2] Univ Tokyo, Meguro Ku, 4-6-1 Komaba, Tokyo 1538505, Japan
来源：
PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D) | 2019年
关键词：
ELECTRODES;
D O I：
10.23919/ltb-3d.2019.8735257
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We propose a triple-stacked wafer-to-wafer hybrid bonding technique for image sensor 3D integration by repeating (1) embedment of gold electrode sites, (2) Au/SiO2 bonding with a thin Si layer in between, and (3) subsequent lost-wafer processes.
引用
收藏
页码：45 / 45
页数：1
相关论文
共 50 条
  • [41] Novel Cu/SiCN surface topography control for 1 μm pitch hybrid wafer-to-wafer bonding
    Kim, Soon-Wook
    Fodor, Ferenc
    Heylen, Nancy
    Iacovo, Serena
    De Vos, Joeri
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 216 - 222
  • [42] Thermal Characterization of the Inter-Die Thermal Resistance of Hybrid Cu/Dielectric Wafer-to-Wafer Bonding
    Oprins, Herman
    Cherman, Vladimir
    Webers, Tomas
    Salahouelhadj, Abdellah
    Kim, Soon-Wook
    Peng, Lan
    Van der Plas, Geert
    Beyne, Eric
    2016 15TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2016, : 1333 - 1339
  • [43] Wafer Bonding for Backside Illuminated Image Sensors
    Matthias, T.
    Uhrmann, T.
    Dragoi, V.
    Wagenleitner, T.
    Lindner, P.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 1269 - 1274
  • [44] Hybrid bonding for 3D stacked image sensors: impact of pitch shrinkage on interconnect robustness
    Jourdon, J.
    Lhostis, S.
    Moreau, S.
    Chossat, J.
    Arnoux, M.
    Sart, C.
    Henrion, Y.
    Lamontagne, P.
    Arnaud, L.
    Bresson, N.
    Balan, V.
    Euvrard, C.
    Exbrayat, Y.
    Scevola, D.
    Deloffre, E.
    Mermoz, S.
    Martin, A.
    Bilgen, H.
    Andre, F.
    Charles, C.
    Bouchu, D.
    Farcy, A.
    Guillaumet, S.
    Jouve, A.
    Fremont, H.
    Cheramy, S.
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [45] Reconfigured Wafer-on-Wafer 3D Integration with Meta Bonding Technologies
    Fukushima, Takafumi
    2024 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, IITC 2024, 2024,
  • [46] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
  • [47] Method for creating low cost 3D MEMS chemical sensors by using through wafer VIAS and wafer bonding
    Wagner, Mark
    Zou, Jin
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1119 - +
  • [48] Dielectric glue wafer bonding and bonded wafer thinning for wafer-level 3D integration
    Lu, JQ
    Kwon, Y
    Jindal, A
    McMahon, JJ
    Cale, TS
    Gutmann, RJ
    SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 76 - 86
  • [49] Wafer-level bonding and direct electrical interconnection of stacked 3D MEMS by a hybrid low temperature process
    Kuehne, S.
    Hierold, C.
    SENSORS AND ACTUATORS A-PHYSICAL, 2011, 172 (01) : 341 - 346
  • [50] <200 nm Wafer-to-Wafer Overlay Accuracy in Wafer Level Cu/SiO2 Hybrid Bonding for BSI CIS
    Rebhan, B.
    Bernauer, M.
    Wagenleitner, T.
    Heilig, M.
    Kurz, F.
    Lhostis, S.
    Deloffre, E.
    Jouve, A.
    Balan, V.
    Chitu, L.
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
12345