Effect of Temperature on Performance of HZO-Based FD-SOI NCFET

被引:0
|
作者
Seshu, Vullakula Rama [1 ]
Shaik, Rameez Raja [1 ]
Pradhan, K. P. [1 ]
机构
[1] IIITDM Kancheepuram, Dept ECE, Chennai 600127, Tamil Nadu, India
关键词
FDSOI; g(m); HZO; LK model; MFMIS; NCFET; SS; NEGATIVE-CAPACITANCE;
D O I
10.1109/EuroSOI-ULIS53016.2021.9560179
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, the temperature effect on Zirconium doped HfO2 (HZO) based Metal-Ferroelectric-MetalInsulator-Semiconductor (MFMIS) type Fully depleted Silicon on Insulator (FDSOI) negative capacitance field effect transistor (NCFET) has been investigated in ATLAS TCAD. The MIS device simulation has been performed in TCAD and its gate charge (Q(G)) has been extracted. The extracted charge is further utilized in 1D Landau-Khalatnikov (LK) model to find the voltage across ferro-electric (V-FE), that subsequently used to add the effect of HZO analytically to the device. Performance parameters like minimum sub-threshold swing (min. SS), off current (I-off) and transconductance (g(m)) with variation of temperature (280 K - 340 K with step 20 K) have been predicted. The performance variation of device with temperature has been explained using 1D LK theory.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] High performance dual-gate FD-SOI CMOS process with an ultra thin TiSi2
    Nakamura, H
    Imai, K
    Onishi, H
    Kumagai, K
    Yamada, T
    Iwaki, K
    Matsubara, Y
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 24 - 25
  • [42] Temperature and Process-Aware Performance Monitoring and Compensation for an ULP Multi-Core Cluster in 28nm UTBB FD-SOI Technology
    Di Mauro, Alfio
    Rossi, Davide
    Pullini, Antonio
    Flatresse, Phillipe
    Benini, Luca
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [43] Impact of High Temperature Up to 175°C on the DC and RF Performances of 22-nm FD-SOI MOSFETs
    Halder, Arka
    Nyssens, Lucas
    Vanbrabant, Martin
    Rack, Martin
    Lederer, Dimitri
    Kilchytska, Valeriya
    Raskin, Jean-Pierre
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (10) : 4987 - 4992
  • [44] Analysis and Modelling of Temperature Effect on DIBL in UTBB FD SOI MOSFETs
    Pereira, A. S. N.
    de Streel, G.
    Planes, N.
    Haond, M.
    Giacomini, R.
    Flandre, D.
    Kilchytska, V.
    2016 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2016), 2016, : 116 - 119
  • [45] Device physics and design of FD-SOI JLFET with step-gate-oxide structure to suppress GIDL effect*
    Wang, Bin
    Shi, Xin-Long
    Zhang, Yun-Feng
    Chen, Yi
    Hu, Hui-Yong
    Wang, Li-Ming
    CHINESE PHYSICS B, 2021, 30 (04)
  • [46] Advanced FD-SOI and Beyond Low Temperature SmartCut™ Enables High Density 3-D SoC Applications
    Schwarzenbach, W.
    Nguyen, B-Y
    Ecarnot, L.
    Loubriat, S.
    Detard, M.
    Cela, E.
    Bertrand-Giuliani, C.
    Chabanne, G.
    Maddalon, C.
    Daval, N.
    Maleville, C.
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 863 - 868
  • [47] Device physics and design of FD-SOI JLFET with step-gate-oxide structure to suppress GIDL effect
    王斌
    史鑫龙
    张云峰
    陈伊
    胡辉勇
    王利明
    Chinese Physics B, 2021, (04) : 576 - 580
  • [48] Front and back channels coupling and transport on 28 nm FD-SOI MOSFETs down to liquid-He temperature
    Paz, Bruna Cardoso
    Casse, Mikael
    Haendler, Sebastien
    Juge, Andre
    Vincent, Emmanuel
    Galy, Philippe
    Arnaud, Franck
    Ghibaudo, Gerard
    Vinet, Maud
    de Franceschi, Silvano
    Meunier, Tristan
    Gaillard, Fred
    SOLID-STATE ELECTRONICS, 2021, 186
  • [49] An Investigation of HZO-Based n/p-FeFET Operation Mechanism and Improved Device Performance by the Electron Detrapping Mode
    Kuk, Song-Hyeon
    Han, Seung-Min
    Kim, Bong Ho
    Baek, Seung-Hyub
    Han, Jae-Hoon
    Kim, Sang-Hyeon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (04) : 2080 - 2087
  • [50] Systematic evaluation of the split C-V based parameter extraction methodologies for 28 nm FD-SOI
    Pradeep, Krishna
    Gouget, Gilles
    Poiroux, Thierry
    Scheer, Patrick
    Juge, Andre
    Ghibaudo, Gerard
    2017 INTERNATIONAL CONFERENCE OF MICROELECTRONIC TEST STRUCTURES (ICMTS), 2017,