Negative Capacitance in HfO2 Gate Stack Structures With and Without Metal Interlayer

被引:9
|
作者
Gastaldi, Carlotta [1 ]
Cavalieri, Matteo [1 ]
Saeidi, Ali [1 ]
O'Connor, Eamon [1 ]
Bellando, Francesco [1 ]
Stolichnov, Igor [1 ]
Ionescu, Adrian M. [1 ]
机构
[1] Ecole Polytech Fed Lausanne EPFL, Nanoelect Devices Lab, CH-1015 Lausanne, Switzerland
基金
瑞士国家科学基金会; 欧洲研究理事会; 欧盟地平线“2020”;
关键词
Logic gates; Metals; Capacitance; Voltage measurement; Hysteresis; Electrodes; Semiconductor device measurement; Ferroelectric materials; gate stack; hafnium oxide; negative capacitance (NC); NC-FET; BEHAVIOR;
D O I
10.1109/TED.2022.3157579
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we experimentally explore and compare FET gate stacks with and without an inner metal plane between a linear dielectric (SiO2) and a ferroelectric layer (Si-doped HfO2) operating in the negative capacitance (NC) regime. The use of nanosecond-range pulses enables us to observe hysteresis-free NC and reconstruct the S-shaped polarization-voltage curves. The devices with the inner metal plate show a higher equivalent NC value, which offers the potential for a higher differential amplification in a NC-FET. However, such a NC region is observed over a smaller range of electric field and polarization, which leads to hysteresis. Moreover, the presence of a metal layer in between the ferroelectric and the insulator favors domain formation resulting in destabilization of the NC effect. For the gate structure where the ferroelectric and the insulator are in contact, the S-shaped polarization-voltage curve shows a better agreement with Landau-Ginzburg-Devonshire formalism for the monodomain state. The uniform polarization closely mimicking the monodomain state is possible due to the polarization imprint occurring due to the structural asymmetry. By nanometer resolution polarization mapping via off-resonance piezoelectric force microscopy (PFM), we corroborate the presence of imprint, which can intrinsically stabilize one ferroelectric state. Overall, the article provides an experimental demonstration that the absence of the inner metal plane in the gate structures stabilizes the NC regime favorable for hysteresis-free NC-FET.
引用
收藏
页码:2680 / 2685
页数:6
相关论文
共 50 条
  • [41] Ultrathin ferroic HfO2–ZrO2 superlattice gate stack for advanced transistors
    Suraj S. Cheema
    Nirmaan Shanker
    Li-Chen Wang
    Cheng-Hsiang Hsu
    Shang-Lin Hsu
    Yu-Hung Liao
    Matthew San Jose
    Jorge Gomez
    Wriddhi Chakraborty
    Wenshen Li
    Jong-Ho Bae
    Steve K. Volkman
    Daewoong Kwon
    Yoonsoo Rho
    Gianni Pinelli
    Ravi Rastogi
    Dominick Pipitone
    Corey Stull
    Matthew Cook
    Brian Tyrrell
    Vladimir A. Stoica
    Zhan Zhang
    John W. Freeland
    Christopher J. Tassone
    Apurva Mehta
    Ghazal Saheli
    David Thompson
    Dong Ik Suh
    Won-Tae Koo
    Kab-Jin Nam
    Dong Jin Jung
    Woo-Bin Song
    Chung-Hsun Lin
    Seunggeol Nam
    Jinseong Heo
    Narendra Parihar
    Costas P. Grigoropoulos
    Padraic Shafer
    Patrick Fay
    Ramamoorthy Ramesh
    Souvik Mahapatra
    Jim Ciston
    Suman Datta
    Mohamed Mohamed
    Chenming Hu
    Sayeef Salahuddin
    Nature, 2022, 604 : 65 - 71
  • [42] GaAs metal-oxide-semiconductor device with HfO2/TaN gate stack and thermal nitridation surface passivation
    Gao, Fei
    Lee, S. J.
    Chi, D. Z.
    Balakumar, S.
    Kwong, D.-L.
    APPLIED PHYSICS LETTERS, 2007, 90 (25)
  • [43] HfO2/TiO2/HfO2 tri-layer high-K gate oxide based MoS2 negative capacitance FET with steep subthreshold swing
    Islam, Md. Sherajul
    Sadman, Shahrukh
    Islam, A. S. M. Jannatul
    Park, Jeongwon
    AIP ADVANCES, 2020, 10 (03)
  • [44] Carrier mobility in advanced CMOS devices with metal gate and HfO2 gate dielectric
    Lime, F
    Oshima, K
    Cassé, M
    Ghibaudo, G
    Cristoloveanu, S
    Guillaumot, B
    Iwai, H
    SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1617 - 1621
  • [45] Interface Dipole Modulation in HfO2/SiO2 MOS Stack Structures
    Miyata, Noriyuki
    Nara, Jun
    Yamasaki, Takahiro
    Sumita, Kyoko
    Sano, Ryousuke
    Nohira, Hiroshi
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [46] Impact of Charge Trapping Effect on Negative Bias Temperature Instability in P-MOSFETs with HfO2/SiON Gate Stack
    Chen, Shih-Chang
    Chien, Chao-Hsin
    Lou, Jen-Chung
    PROCEEDINGS OF THE 17TH INTERNATIONAL VACUUM CONGRESS/13TH INTERNATIONAL CONFERENCE ON SURFACE SCIENCE/INTERNATIONAL CONFERENCE ON NANOSCIENCE AND TECHNOLOGY, 2008, 100
  • [47] Electrical characteristics of HfO2 dielectrics with Ru metal gate electrodes
    Suh, YS
    Lazar, H
    Chen, B
    Lee, JH
    Misra, V
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2005, 152 (09) : F138 - F141
  • [48] Effects of thermal annealing on the charge localization characteristics of HfO2/Au/HfO2 stack
    Feng, Xuan
    Dong, Shurong
    Wong, Hei
    Yu, Danqun
    Pey, K. L.
    Shubhakar, K.
    Lau, W. S.
    MICROELECTRONICS RELIABILITY, 2016, 61 : 78 - 81
  • [49] Graded Crystalline HfO2 Gate Dielectric Layer for High-k/Ge MOS Gate Stack
    Lee, Chan Ho
    Yang, Jeong Yong
    Heo, Junseok
    Yoo, Geonwook
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 295 - 299
  • [50] High quality ultra thin CVD HfO2 gate stack with poly-Si gate electrode
    Lee, SJ
    Luan, HF
    Bai, WP
    Lee, CH
    Jeon, TS
    Senzaki, Y
    Roberts, D
    Kwong, DL
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 31 - 34