Negative Capacitance in HfO2 Gate Stack Structures With and Without Metal Interlayer

被引:9
|
作者
Gastaldi, Carlotta [1 ]
Cavalieri, Matteo [1 ]
Saeidi, Ali [1 ]
O'Connor, Eamon [1 ]
Bellando, Francesco [1 ]
Stolichnov, Igor [1 ]
Ionescu, Adrian M. [1 ]
机构
[1] Ecole Polytech Fed Lausanne EPFL, Nanoelect Devices Lab, CH-1015 Lausanne, Switzerland
基金
瑞士国家科学基金会; 欧洲研究理事会; 欧盟地平线“2020”;
关键词
Logic gates; Metals; Capacitance; Voltage measurement; Hysteresis; Electrodes; Semiconductor device measurement; Ferroelectric materials; gate stack; hafnium oxide; negative capacitance (NC); NC-FET; BEHAVIOR;
D O I
10.1109/TED.2022.3157579
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we experimentally explore and compare FET gate stacks with and without an inner metal plane between a linear dielectric (SiO2) and a ferroelectric layer (Si-doped HfO2) operating in the negative capacitance (NC) regime. The use of nanosecond-range pulses enables us to observe hysteresis-free NC and reconstruct the S-shaped polarization-voltage curves. The devices with the inner metal plate show a higher equivalent NC value, which offers the potential for a higher differential amplification in a NC-FET. However, such a NC region is observed over a smaller range of electric field and polarization, which leads to hysteresis. Moreover, the presence of a metal layer in between the ferroelectric and the insulator favors domain formation resulting in destabilization of the NC effect. For the gate structure where the ferroelectric and the insulator are in contact, the S-shaped polarization-voltage curve shows a better agreement with Landau-Ginzburg-Devonshire formalism for the monodomain state. The uniform polarization closely mimicking the monodomain state is possible due to the polarization imprint occurring due to the structural asymmetry. By nanometer resolution polarization mapping via off-resonance piezoelectric force microscopy (PFM), we corroborate the presence of imprint, which can intrinsically stabilize one ferroelectric state. Overall, the article provides an experimental demonstration that the absence of the inner metal plane in the gate structures stabilizes the NC regime favorable for hysteresis-free NC-FET.
引用
收藏
页码:2680 / 2685
页数:6
相关论文
共 50 条
  • [31] Interfacial Properties of HfO2/SiN/Si Gate Structures
    Toledano-Luque, M.
    del Prado, A.
    Feijoo, P. C.
    Amezaga, A.
    San Andres, E.
    Lucia, M. L.
    PROCEEDINGS OF THE 2009 SPANISH CONFERENCE ON ELECTRON DEVICES, 2009, : 23 - 26
  • [32] TiN/HfO2/SiO2/Si gate stack breakdown:: Contribution of HfO2 and interfacial SiO2 layer
    Rahim, N.
    Misra, D.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (10) : G194 - G198
  • [33] Subnanometer scaling of HfO2/metal electrode gate stacks
    Peterson, JJ
    Young, CD
    Barnett, J
    Gopalan, S
    Gutt, J
    Lee, CH
    Li, HJ
    Hou, TH
    Kim, Y
    Lim, C
    Chaudhary, N
    Moumen, N
    Lee, BH
    Bersuker, G
    Brown, GA
    Zeitzoff, PM
    Gardner, MI
    Murto, RW
    Huff, HR
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (08) : G164 - G167
  • [34] Physical and electrical properties of metal gate electrodes on HfO2 gate dielectrics
    Schaeffer, JK
    Samavedam, SB
    Gilmer, DC
    Dhandapani, V
    Tobin, PJ
    Mogab, J
    Nguyen, BY
    White, BE
    Dakshina-Murthy, S
    Rai, RS
    Jiang, ZX
    Martin, R
    Raymond, MV
    Zavala, M
    La, LB
    Smith, JA
    Garcia, R
    Roan, D
    Kottke, M
    Gregory, RB
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2003, 21 (01): : 11 - 17
  • [35] Plasma etching of HfO2 in metal gate CMOS devices
    Sungauer, E.
    Mellhaoui, X.
    Pargon, E.
    Joubert, O.
    MICROELECTRONIC ENGINEERING, 2009, 86 (4-6) : 965 - 967
  • [36] Trapping and detrapping kinetics in metal Gate/HfO2 stacks
    Mitard, J
    Leroux, C
    Ghibaudo, G
    Reimbold, G
    Garros, X
    Guillaumot, B
    Boulanger, F
    IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 155 - 158
  • [37] Origin of tensile stress in the Si substrate induced by TiN/HfO2 metal gate/high-k dielectric gate stack
    Wang, J. G.
    Kim, Jiyoung
    Kang, Chang Yong
    Lee, Byoung Hun
    Jammy, Raj
    Choi, Rino
    Kim, M. J.
    APPLIED PHYSICS LETTERS, 2008, 93 (16)
  • [38] Electrical Study of Al/HfO2/p-Si (100) Gate Stack
    Kumar, Arvind
    Mondal, Sandip
    Rao, K. S. R. Koteswara
    DAE SOLID STATE PHYSICS SYMPOSIUM 2015, 2016, 1731
  • [39] High performance nMOSFET with HfSix/HfO2 gate stack by low temperature process
    Hirano, T
    Ando, T
    Tai, K
    Yamaguchi, S
    Kato, T
    Hiyama, S
    Hagimoto, Y
    Takesako, S
    Yamagishi, N
    Watanabe, K
    Yamamoto, R
    Kanda, S
    Terauchi, S
    Tateshita, Y
    Tagawa, Y
    Iwamoto, H
    Saito, M
    Kadomura, S
    Nagashima, N
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 911 - 914
  • [40] Interface evolution of TiN/poly Si as gate material on Si/HfO2 stack
    Jiang Ran
    Yao Li-Ting
    CHINESE PHYSICS LETTERS, 2008, 25 (06) : 2190 - 2193