Contention-free and Application-specific Network-on-Chip Generation for Embedded Systems

被引:0
|
作者
Tomaszewski, Robert [1 ]
Deniziak, Stanislaw [1 ]
机构
[1] Kielce Univ Technol, Dept Comp Sci, Kielce, Poland
关键词
Embedded systems; Network-on-Chip; Multiprocessor systems; Interconnection networks; Topology design; Computation and communication scheduling; COMMUNICATION; METHODOLOGY;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Although Network-on-Chip (NoC) architectures present an interesting alternative to bus-based multiprocessor systems-on-chip (MPSoCs), they also need some effort to tackle communication contention problem. In this work we propose an efficient approach to application-specific irregular topology generation for contention-free NoC. We take advantage of a priori knowledge of the communication characteristic of the application (embedded system) to perform computation and communication scheduling and route generation with regard for performance constraints. In the result we obtain customized and minimal topology. During topology generation we take into consideration energy and resource issues, so our methodology assumes simple router architecture and minimal number of links. Provided experimental results confirm benefits of our methodology.
引用
收藏
页码:34 / 39
页数:6
相关论文
共 50 条
  • [31] ACES: Application-Specific Cycle Elimination and Splitting for Deadlock-Free Routing on Irregular Network-on-Chip
    Cong, Jason
    Liu, Chunyue
    Reinman, Glenn
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 443 - 448
  • [32] Application-specific Network-on-Chip Design Space Exploration Framework for Neuromorphic Processor
    Kang, Ziyang
    Wang, Shiying
    Wang, Lei
    Li, Shiming
    Qu, Lianhua
    Shi, Wei
    Gong, Rui
    Xu, Weixia
    17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), 2020, : 71 - 80
  • [33] HELIX: Design and Synthesis of Hybrid Nanophotonic Application-Specific Network-On-Chip Architectures
    Bahirat, Shirish
    Pasricha, Sudeep
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 91 - 98
  • [34] Systematic Exploration of Energy-Efficient Application-Specific Network-on-Chip Architectures
    Filippopoulos, Iasonas
    Anagnostopoulos, Iraklis
    Bartzas, Alexandros
    Soudris, Dimitrios
    Economakos, George
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 133 - 138
  • [35] A Software Framework for Rapid Application-Specific Hybrid Photonic Network-on-Chip Synthesis
    Bahirat, Shirish
    Pasricha, Sudeep
    ELECTRONICS, 2016, 5 (02)
  • [36] Area-performance trade-off in floorplan generation of Application-Specific Network-on-Chip with soft cores
    Soumya, J.
    Tiwary, Srijan
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (01) : 1 - 11
  • [37] Multi-Objective Tabu Search Based Topology Generation Technique For Application-Specific Network-on-Chip Architectures
    Tino, Anita
    Khan, Gul N.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 479 - 484
  • [38] Contention-avoiding Custom Topology Generation for Network-on-Chip
    Deniziak, Stanislaw
    Tomaszewski, Robert
    PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 234 - +
  • [39] BiGNoC: Accelerating Big Data Computing with Application-Specific Photonic Network-on-Chip Architectures
    Chittamuru, Sai Vineel Reddy
    Dang, Dharanidhar
    Pasricha, Sudeep
    Mahapatra, Rabi
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (11) : 2402 - 2415
  • [40] Scalable connection-based flow control scheme for application-specific network-on-chip
    Lin S.-J.
    Shi J.-H.
    Chen H.-H.
    Journal of China Universities of Posts and Telecommunications, 2011, 18 (06): : 98 - 105