Contention-free and Application-specific Network-on-Chip Generation for Embedded Systems

被引:0
|
作者
Tomaszewski, Robert [1 ]
Deniziak, Stanislaw [1 ]
机构
[1] Kielce Univ Technol, Dept Comp Sci, Kielce, Poland
关键词
Embedded systems; Network-on-Chip; Multiprocessor systems; Interconnection networks; Topology design; Computation and communication scheduling; COMMUNICATION; METHODOLOGY;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Although Network-on-Chip (NoC) architectures present an interesting alternative to bus-based multiprocessor systems-on-chip (MPSoCs), they also need some effort to tackle communication contention problem. In this work we propose an efficient approach to application-specific irregular topology generation for contention-free NoC. We take advantage of a priori knowledge of the communication characteristic of the application (embedded system) to perform computation and communication scheduling and route generation with regard for performance constraints. In the result we obtain customized and minimal topology. During topology generation we take into consideration energy and resource issues, so our methodology assumes simple router architecture and minimal number of links. Provided experimental results confirm benefits of our methodology.
引用
收藏
页码:34 / 39
页数:6
相关论文
共 50 条
  • [21] POSEIDON: A Framework for Application-Specific Network-on-Chip Synthesis for Heterogeneous Chip Multiprocessors
    Kwon, Soohyun
    Pasricha, Sudeep
    Cho, Jeonghun
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 182 - 188
  • [22] Codesign of energy and resource efficient contention-free Network-on Chip for real-time embedded systems
    Deniziak, Stanislaw
    Tomaszewski, Robert
    2018 11TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES (NOCARC), 2018, : 9 - 14
  • [23] Routing Algorithm for Application-Specific Network-on-Chip with Irregular Core Sizes
    Anirudh, Grandhi Sai
    Soumya, J.
    2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 56 - 60
  • [24] A Two-phase Floorplanning approach for Application-specific Network-on-Chip
    Yu, Shuang
    Ge, Fen
    Feng, Gui
    Wu, Ning
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [25] Statistical Estimation for Total Communication Load in Application-Specific Network-on-Chip
    Jing, Naifeng
    Mao, Zhigang
    Zhu, Yongxin
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 109 - 114
  • [26] An Efficient Link Bandwidth Design Method for Application-specific Network-on-chip
    Wang, Jian
    Li, Yubai
    Li, Huan
    IETE TECHNICAL REVIEW, 2013, 30 (02) : 102 - 107
  • [27] Improving Reliability in Application-Specific 3D Network-on-Chip
    Hosseinzadeh, Farnoosh
    Bagherzadeh, Nader
    Khademzadeh, Ahmad
    Janidarmian, Majid
    Koupaei, Fathollah Karimi
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL I, 2012, : 204 - 209
  • [28] Designing power and performance optimal application-specific Network-on-Chip architectures
    Tino, Anita
    Khan, Gul N.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (06) : 523 - 534
  • [29] Scalable architecture for a contention-free optical network on-chip
    Koohi, Somayyeh
    Hessabi, Shaahin
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2012, 72 (11) : 1493 - 1506
  • [30] A Network Components Insertion Method for 3D Application-Specific Network-on-Chip
    Zhou, RongRong
    Ge, Fen
    Feng, Gui
    Wu, Ning
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,