0.25μm radiation tolerant CMOS technology

被引:0
|
作者
Roedde, K [1 ]
机构
[1] Atmel Nantes SA, F-44306 Nantes 3, France
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The MOS devices of the standard 0.25mum CMOS technology have been characterized for their immunity against ionizing radiation. While the shift of the threshold voltage is acceptable for total doses in the range of several KGy, the leakage of irradiated NMOST needed to be improved through process modification. Additional processing steps to optimize the lateral isolation of the transistors yielded devices with total dose immunity up to 4KGy. No special layout rules for the transistors are required which eliminates the need for a radiation tolerant specific design library and makes the radiation tolerant technology mask compatible with the standard process.
引用
收藏
页码:31 / 33
页数:3
相关论文
共 50 条
  • [1] A radiation tolerant 0.6 mu m CMOS technology
    Lasserre, V
    Corbiere, T
    Thomas, B
    Rodde, K
    RADECS 95 - THIRD EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 1996, : 125 - 130
  • [2] 0.25 μm CMOS/SIMOX device technology
    NTT Rev, 4 (78-87):
  • [3] 0.25 μm CMOS/SIMOX device technology
    Tsuchiya, Toshiaki
    Ohno, Terukazu
    Kado, Yuichi
    Nakashima, Sadao
    NTT R and D, 1997, 46 (04): : 361 - 370
  • [4] A configurable radiation tolerant dual-ported static RAM macro, designed in a 0.25 μm CMOS technology for applications in the LHC environment
    Kloukinas, K
    Magazzu, G
    Marchioro, A
    PROCEEDINGS OF THE EIGHTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2002, 2002 (03): : 319 - 323
  • [5] 5.5V tolerant I/O in a 2.5V 0.25μm CMOS technology
    Annema, AJ
    Geelen, G
    de Jong, P
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 417 - 420
  • [6] 0.25 mu m CMOS/SIMOX device technology
    Tsuchiya, T
    Ohno, T
    Kado, Y
    Nakashima, S
    NTT REVIEW, 1997, 9 (04): : 78 - 87
  • [7] SOI technology for sub-0.25 μm CMOS
    Maszara, W.P.
    Electron Technology (Warsaw), 1999, 32 (01): : 16 - 20
  • [8] Design of a comparator in a 0.25 μm CMOS technology.
    van Bakel, N
    van den Brand, J
    Verkooijen, H
    Schmelling, M
    Sexauer, E
    PROCEEDINGS OF THE SIXTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2000, 2000 (10): : 525 - 529
  • [9] Simulation of 0.35 μm/0.25 μm CMOS technology doping profiles
    Lorenzini, M
    Haspeslagh, L
    Van Houdt, J
    Maes, HE
    VLSI DESIGN, 2001, 13 (1-4) : 459 - 463
  • [10] Radiation tolerant RF-LDMOS transistors, integrated into a 0.25 μm SiGe-BICMOS technology
    Sorge, R.
    Schmidt, J.
    Reimer, F.
    Wipf, Ch.
    Korndoerfer, F.
    Pliquett, R.
    Barth, R.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2019, 924 : 166 - 169