An Efficient BCH Decoder for WBAN Applications

被引:2
|
作者
Lee, Huang-Chang [1 ]
机构
[1] Chang Gung Univ, Dept Elect Engn, Taoyuan 33302, Taiwan
关键词
Decoding; Wireless communication; Body area networks; Standards; Reliability; Complexity theory; Buffer storage; BCH code; wireless body area network (WBAN); cyclic code; Chase-2; decoder;
D O I
10.1109/LCOMM.2021.3066246
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this work, a Bose-Chaudhuri-Hocquenghem (BCH) code decoder based on the Meggitt algorithm is implemented for wireless body area network (WBAN) applications. Compared to other implementations based on the popular Peterson algorithm, the proposed decoder has the extra capability of checking the syndrome for the decoding result, and is able to detect 20 times more failed decoding results without introducing additional complexity. When the proposed decoder is used as the hard-decision decoder (HDD) core of a Chase-2 decoder, the bit-error rate (BER) performance can be improved by about 0.3 dB because of the reduction in undetectable errors. Based on a comparison of the indices for corrected bits and those of the flipping bits, a test pattern reduction technique is proposed for the Chase-2 decoder that does not sacrifice the error-rate performance. The synthesis results show that the hardware complexity for the HDD core can be reduced by more than 50% using a 90 nm standard cell technology.
引用
收藏
页码:1766 / 1770
页数:5
相关论文
共 50 条
  • [1] Stochastic Computing based BCH Decoder for WBAN Systems
    Han, Kaining
    Wang, Junchao
    Gross, Warren J.
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 729 - 732
  • [2] Low-Complexity Non-Iterative Soft-Decision BCH Decoder Architecture for WBAN Applications
    Jung, Boseok
    Kim, Taesung
    Lee, Hanho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) : 488 - 496
  • [3] Low Power BCH Decoder using Early Termination Scheme for WBAN Standard
    Jeong, Seo Lin
    Sunwoo, Myung Hoon
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 260 - 261
  • [4] Exploration for Energy-Efficient ECC Decoder of WBAN
    Guan, Tianchan
    Han, Jun
    Zeng, Xiaoyang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [5] An Efficient Interpolation-Based Chase BCH Decoder
    Zhang, Xinmiao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (04) : 212 - 216
  • [6] An Efficient BCH Decoder with 124-bit Correctability for Multi-Channel SSD Applications
    Tsai, Hung-Yuan
    Yang, Chi-Heng
    Chang, Hsie-Chia
    2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 61 - 64
  • [7] Area efficient parallel decoder architecture for long BCH codes
    Chen, YN
    Parhi, KK
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 73 - 76
  • [8] DECODER COMPLEXITY FOR BCH CODES
    BAJOGA, BG
    WALBESSER, WJ
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1973, 120 (04): : 429 - 431
  • [9] DECODER MALFUNCTION IN BCH DECODERS
    SARWATE, DV
    MORRISON, RD
    IEEE TRANSACTIONS ON INFORMATION THEORY, 1990, 36 (04) : 884 - 889
  • [10] Optimizing Chien Search in BCH Decoder
    Aravind, A. N.
    Anandi, V.
    Mirji, Basavaraj
    Pramod, R.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 422 - 425