An Efficient BCH Decoder for WBAN Applications

被引:2
|
作者
Lee, Huang-Chang [1 ]
机构
[1] Chang Gung Univ, Dept Elect Engn, Taoyuan 33302, Taiwan
关键词
Decoding; Wireless communication; Body area networks; Standards; Reliability; Complexity theory; Buffer storage; BCH code; wireless body area network (WBAN); cyclic code; Chase-2; decoder;
D O I
10.1109/LCOMM.2021.3066246
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this work, a Bose-Chaudhuri-Hocquenghem (BCH) code decoder based on the Meggitt algorithm is implemented for wireless body area network (WBAN) applications. Compared to other implementations based on the popular Peterson algorithm, the proposed decoder has the extra capability of checking the syndrome for the decoding result, and is able to detect 20 times more failed decoding results without introducing additional complexity. When the proposed decoder is used as the hard-decision decoder (HDD) core of a Chase-2 decoder, the bit-error rate (BER) performance can be improved by about 0.3 dB because of the reduction in undetectable errors. Based on a comparison of the indices for corrected bits and those of the flipping bits, a test pattern reduction technique is proposed for the Chase-2 decoder that does not sacrifice the error-rate performance. The synthesis results show that the hardware complexity for the HDD core can be reduced by more than 50% using a 90 nm standard cell technology.
引用
收藏
页码:1766 / 1770
页数:5
相关论文
共 50 条
  • [21] SNR based Energy Efficient Communication Protocol for Emergency Applications in WBAN
    Reddy, K. Viswavardhan
    Kumar, Navin
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2021, 12 (09) : 268 - 275
  • [22] Fast Decoder of BCH Code with Cyclic Decoding Method
    Mytsko, E.
    Malchukov, A.
    Novogilov, I.
    Kim, V.
    2016 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2016,
  • [23] A Simple BCH Decoder for NoC Interconnects and SoC Buses
    Wu Tao
    Yang Ailin
    CHINESE JOURNAL OF ELECTRONICS, 2021, 30 (03) : 444 - 450
  • [24] Parallel Decoding for Multi-Stage BCH decoder
    Metku, Prashanthi
    Seva, Ramu
    Kim, Kyung Ki
    Kim, Yong-Bin
    Choi, Minsu
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 107 - 108
  • [25] DECODER FOR DEC-TED BCH CODES.
    Okano, Hirokazu
    Takanami, Itsuo
    Morikawa, Kazuo
    Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1984, E 67 (07): : 393 - 394
  • [26] A Simple BCH Decoder for NoC Interconnects and SoC Buses
    WU Tao
    YANG Ailin
    Chinese Journal of Electronics, 2021, 30 (03) : 444 - 450
  • [27] SIMPLIFIED FAULT-TOLERANT DECODER FOR BCH CODE
    LO, DL
    LU, PC
    SHYU, HC
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (06) : 1105 - 1111
  • [28] VLSI design of BCH decoder in NAND flash controller
    Zheng, Z. (zxzheng@hust.edu.cn), 1600, Huazhong University of Science and Technology (42):
  • [29] An efficient approach for the detection of link failures in WBAN system for health care applications
    Kalaiselvi, K.
    Suresh, G. R.
    Ravi, V
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2019, 32 (15)
  • [30] VHDL implementation of a BCH minimum weight decoder for double error
    El-Medany, WM
    Harrison, CG
    Farrell, PG
    Hardy, CJ
    PROCEEDINGS OF THE EIGHTEENTH NATIONAL RADIO SCIENCE CONFERENCE, VOLS 1 AND 2, 2001, : 361 - 368