Low Power BCH Decoder using Early Termination Scheme for WBAN Standard

被引:0
|
作者
Jeong, Seo Lin [1 ]
Sunwoo, Myung Hoon [1 ]
机构
[1] Ajou Univ, Dept Elect & Comp Engn, Suwon, South Korea
关键词
BCH codes; IEEE; 802.15.6; early termination scheme; parallel syndrome; low-power; capsule endoscopy;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a (63, 51) BCH decoder for the IEEE 802.15.6 wireless body area network (WBAN) standard. WBAN is applied to medical and non-medical devices that require short-range communications for human body. To reduce power consumption, the proposed BCH decoder uses an early termination scheme for the syndrome computation and Chien search, which can correct errors earlier. The proposed (63, 51) BCH decoder is implemented using the Samsung 65-nm CMOS standard cell library. Implementation results show that power consumption decreased to 45.86% compared to the case without the ET scheme at SNR = 7 dB.
引用
收藏
页码:260 / 261
页数:2
相关论文
共 50 条
  • [1] Low Power Chien Search for BCH Decoder Using RT-Level Power Management
    Wong, Shu-Yi
    Chen, Chunhong
    Wu, Q. M. Jonathan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (02) : 338 - 341
  • [2] Power-Management-Based Chien Search for Low Power BCH Decoder
    Wong, Shu-Yi
    Chen, Chunhong
    Wu, Q. M. Jonathan
    ISLPED 09, 2009, : 299 - 302
  • [3] Low-Complexity Non-Iterative Soft-Decision BCH Decoder Architecture for WBAN Applications
    Jung, Boseok
    Kim, Taesung
    Lee, Hanho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) : 488 - 496
  • [4] Implementation of Sphere Decoder with Early Termination using FPGA
    Chauhan, Abha
    Mehra, Rajesh
    2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 4 - 8
  • [5] Low-Complexity Early Termination Method for Rateless Soft Decoder
    Albayrak, Cenk
    Simsek, Cemaleddin
    Turk, Kadir
    IEEE COMMUNICATIONS LETTERS, 2017, 21 (11) : 2356 - 2359
  • [6] A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories
    Choi, Sara
    Ahn, Hong Keun
    Song, Byung Kyu
    Kim, Jung Pill
    Kang, Seung H.
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 387 - 397
  • [7] Low-power dynamic termination scheme using NMOS diode clamping
    Shin, DH
    Lee, YM
    Kim, KH
    Lee, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) : 1171 - 1175
  • [8] Design of a Viterbi decoder with low power using minimum-transition traceback scheme
    Oh, DI
    Hwang, SY
    ELECTRONICS LETTERS, 1996, 32 (24) : 2198 - 2199
  • [9] Low-Cost, Low-Power and High-Throughput BCH Decoder for NAND Flash Memory
    Lee, Kijun
    Lim, Sejin
    Kim, Jaehong
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 413 - 415
  • [10] Low Power LDPC Decoder with Efficient Stopping Scheme for Undecodable Blocks
    Mohsenin, Tinoosh
    Shirani-Mehr, Houshmand
    Baas, Bevan
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1780 - 1783