On-chip voltage down converter for low-power digital system

被引:17
|
作者
Jou, SJ [1 ]
Chen, TS
机构
[1] Natl Cent Univ, Dept Elect Engn, Chungli 32054, Taiwan
[2] Chung Hua Telecommun Inst, Taipei Satellite Telecommun Ctr, Taipei, Taiwan
关键词
DC-to-DC; low-power digital system; voltage down converter;
D O I
10.1109/82.673644
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An on-chip differential-amplifier-based de-to-de voltage down converter (VDC) is proposed, The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 mA) and temperature dependency of 3.2 mV/degrees C, The VDC chip was fabricated in a 0.8-mu m single-poly-double-metal CMOS process and layout size is 690*210 mu m(2), The output voltage is stabilized within +/- 2.8% for supply voltage with +/- 10% variation achieved.
引用
收藏
页码:617 / 625
页数:9
相关论文
共 50 条
  • [31] A Low-Power All-Digital on-Chip CMOS Oscillator for a Wireless Sensor Node
    Sheng, Duo
    Hong, Min-Rong
    SENSORS, 2016, 16 (10)
  • [32] A low-power CMOS DC-DC buck converter with on-chip stacked spiral inductor
    Lee, Chan-Soo
    Choi, Ho-Yong
    Kim, Yeong-Seuk
    Kim, Nam-Soo
    MICROELECTRONICS INTERNATIONAL, 2011, 28 (02) : 38 - 43
  • [33] A Low-Power Lock-in Amplifier Suitable for Implementation on a Programmable System on-Chip
    Fujita, Takahiro
    Wada, Kazuyuki
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [34] A low-power on-chip LDO with advanced reference buffer
    Qu, Xi
    Zhou, Ze-kun
    Zhang, Bo
    IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
  • [35] A Low-Power On-Chip Calibration Technique for Pipelined ADCs
    Peng, Xizhu
    Mao, Zuowei
    Gao, Ang
    Che, Laishen
    Tang, He
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 612 - 615
  • [36] On-Chip Bus Serialization Method for Low-Power Communications
    Lee, Jaesung
    ETRI JOURNAL, 2010, 32 (04) : 540 - 547
  • [37] An adaptive low-power transmission scheme for on-chip networks
    Worm, F
    Thiran, P
    Lenne, P
    De Micheli, G
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 92 - 100
  • [38] On-chip passive optical diode with low-power consumption
    Liu, Li
    Yue, Jin
    Fan, Xiaokang
    Xue, Wei
    OPTICS EXPRESS, 2018, 26 (25): : 33463 - 33472
  • [39] A Low-Power Digital Frequency Divider for System-on-a-Chip Applications
    Omran, Hesham
    Sharaf, Khaled
    Ibrahim, Magdi
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [40] A Low-power Digital to Analog Converter for SAR ADCs Using One Reference Voltage
    Yazdani, Seyed Behnam
    Khorami, Ata
    Sharifkhani, Mohammad
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1109 - 1111