On-chip voltage down converter for low-power digital system

被引:17
|
作者
Jou, SJ [1 ]
Chen, TS
机构
[1] Natl Cent Univ, Dept Elect Engn, Chungli 32054, Taiwan
[2] Chung Hua Telecommun Inst, Taipei Satellite Telecommun Ctr, Taipei, Taiwan
关键词
DC-to-DC; low-power digital system; voltage down converter;
D O I
10.1109/82.673644
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An on-chip differential-amplifier-based de-to-de voltage down converter (VDC) is proposed, The converter is a negative feedback-type voltage follower with precise internal reference voltage generator and high current drive capability. VDC converts 5 V to lower voltage so that the internal circuits of the chip are used. In this paper, 3 V is used as a test vehicle. The proposed VDC has characteristics such as output voltage remains 3 V over a large load current range (0-100 mA) and temperature dependency of 3.2 mV/degrees C, The VDC chip was fabricated in a 0.8-mu m single-poly-double-metal CMOS process and layout size is 690*210 mu m(2), The output voltage is stabilized within +/- 2.8% for supply voltage with +/- 10% variation achieved.
引用
收藏
页码:617 / 625
页数:9
相关论文
共 50 条
  • [21] A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs
    Peng, Xizhu
    Guo, Jinfeng
    Bao, Qingqing
    Li, Zeyu
    Zhuang, Haoyu
    Tang, He
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (11) : 2568 - 2574
  • [22] On-chip voltage down converter with precision CMOS current source for VLSI chip
    Zhou, Q. N.
    Yu, M. Y.
    Ye, Y. Z.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 375 - 378
  • [23] A VOLTAGE DOWN CONVERTER WITH SUBMICROAMPERE STANDBY CURRENT FOR LOW-POWER STATIC RAMS
    ISHIBASHI, K
    SASAKI, K
    TOYOSHIMA, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (06) : 920 - 926
  • [24] Towards Low-Power On-chip Auditory Processing
    Sourabh Ravindran
    Paul Smith
    David Graham
    Varinthira Duangudom
    David V. Anderson
    Paul Hasler
    EURASIP Journal on Advances in Signal Processing, 2005
  • [25] Towards low-power on-chip auditory processing
    Ravindran, S
    Smith, P
    Graham, D
    Duangudom, V
    Anderson, DV
    Hasler, P
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1082 - 1092
  • [26] Low-power digital ASIC for on-chip spectral analysis of low-frequency physiological signals
    聂泽东
    张凤娟
    李杰
    王磊
    半导体学报, 2012, 33 (06) : 67 - 70
  • [27] Low-power digital ASIC for on-chip spectral analysis of low-frequency physiological signals
    Nie Zedong
    Zhang Fengjuan
    Li Jie
    Wang Lei
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (06)
  • [28] Low-power CMOS on-chip voltage reference using MOS PTAT: An EP approach
    Seo, YD
    Nam, D
    Yoon, BJ
    Choi, IH
    Kim, B
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 316 - 320
  • [29] LOW-POWER ON-CHIP SUPPLY VOLTAGE CONVERSION SCHEME FOR ULTRAHIGH-DENSITY DRAMS
    TAKASHIMA, D
    WATANABE, S
    FUSE, T
    SUNOUCHI, K
    HARA, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (05) : 844 - 849
  • [30] LOW-POWER ON-CHIP SUPPLY VOLTAGE CONVERSION SCHEME FOR ULTRAHIGH-DENSITY DRAMS
    TAKASHIMA, D
    WATANABE, S
    FUSE, T
    SUNOUCHI, K
    HARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (04) : 504 - 509