Modified Scan Flip-Flop for Low Power Testing

被引：16

作者：

Mishra, Amit ^{[1
]}

Sinha, Nidhi ^{[1
]}

Satdev ^{[1
]}

Singh, Virendra ^{[1
]}

Chakravarty, Sreejit ^{[2
]}

Singh, Adit D. ^{[3
]}

机构：

[1] Indian Inst Sci, Bangalore 560012, Karnataka, India

[2] LSI Corp, Milpitas, CA USA

[3] Auburn Univ, Auburn, AL 36849 USA

来源：

2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010) | 2010年

关键词：

Low power testing; Launch on capture; Launch on shift; Stuck-at faults; Scan flip-flop;

D O I：

10.1109/ATS.2010.69

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Scanning of test vectors during testing causes unnecessary and excessive switching in the combinational circuit compared to that in the normal operation. In this paper, we propose a modified design of a scan flip-flop which eliminates the power consumed due to unnecessary switching in the combinational circuit during scan shift, with a little impact on performance. The new scan flip-flop disables the slave latch during scan, and uses an alternate low cost dynamic latch in the scan path instead. Methods for generating slave latch disable control signal are also presented.

引用

页码：367 / 370

页数：4

共 50 条

[31] FLIP-FLOP
WYLIE, A
NEW SCIENTIST, 1990, 126 (1716) : 77 - 77
[32] FLIP-FLOP
BIERMAN, MW
MINI-MICRO SYSTEMS, 1985, 18 (14): : 16 - 16
[33] A Memristor-based Scan Hold Flip-Flop
Cui, Aijiao
Chang, Zhenxing
Wang, Ziming
Qu, Gang
Li, Huawei
2019 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA-2019), 2019,
[34] Design and Analysis of High-Performance and Low-Power Quaternary Latch, Quaternary D Flip-Flop and XY Flip-Flop
Shadwani, Mayank
Bansal, Urvashi
INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2022, 60 (12) : 1004 - 1015
[35] Low power low leakage Clock Gated Static Pulsed Flip-Flop
Seyedi, A. S.
Rasouli, S. H.
Amirabadi, A.
Afzali-Kusha, A.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3658 - +
[36] A high-speed low-power D flip-flop
Chandrasekaran, R
Lian, Y
Rana, RS
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 152 - 155
[37] Novel Low-Complexity and Low-Power Flip-Flop Design
Lin, Jin-Fa
Hong, Zheng-Jie
Tsai, Chang-Ming
Wu, Bo-Cheng
Yu, Shao-Wei
ELECTRONICS, 2020, 9 (05)
[38] A low stanby power flip-flop with reduced circuit and control complexity
Clark, Lawrence T.
Kabir, Mohammed
Knudsen, Jonathan E.
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 571 - 574
[39] Design and Implementation of Embedded Logic Flip-Flop for Low Power Applications
Sudheer, A.
Ravindran, Ajith
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1393 - 1400
[40] Variable sampling window flip-flop for low-power application
Shin, SD
Choi, H
Kong, BS
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 257 - 260

← 1 2 3 4 5 →