On-chip interconnect inductance - Friend or foe (invited)

被引：7
|
作者：
Wong, SS [1 ]
Yue, P [1 ]
Chang, R [1 ]
Kim, SY [1 ]
Kleveland, B [1 ]
O'Mahony, F [1 ]
机构：
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
来源：
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ISQED.2003.1194764
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
Inductance associated with on-chip wires can no longer be ignored as chip operation frequencies increase into GHz regime. Because the magnetic field propagates a very long range, the extraction of wire inductance is not just dependent on the immediate neighboring environment. This paper discusses the various difficulties of extracting inductance of randomly placed wires in a typical chip environment. With dedicated return path, the wire inductance can be controlled and benefit the design of high-speed circuits. Specific examples are illustrated.
引用
收藏
页码：389 / 394
页数：6
相关论文
共 50 条
  • [21] Interconnect inductance effects on delay and crosstalks for long on-chip nets with fast input slew rates
    Lee, MK
    Hill, A
    Darley, MH
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A248 - A251
  • [22] Investigation on the Mutual Inductance of On-Chip Transformers
    Hsu, Heng-Ming
    Lai, Sih-Han
    Chen, Meng-Syun
    Liao, Hsien-Feng
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [23] An efficient inductance modeling for on-chip interconnects
    He, L
    Chang, N
    Lin, S
    Nakagawa, OS
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 457 - 460
  • [24] Optimal inductance for on-chip RLC interconnections
    Das, S
    Agarwal, K
    Blaauw, D
    Sylvester, D
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 264 - 267
  • [25] Methodology for adapting on-chip interconnect architectures
    Suboh, Suboh
    Narayana, Vikram
    Bakhouya, Mohamed
    Gaber, Jaafar
    El-Ghazawi, Tarek
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 109 - 117
  • [26] Trends in emerging On-chip interconnect technologies
    University of California, Irvine, CA, United States
    不详
    IPSJ Trans. Syst. LSI Des. Methodol., 2008, (2-17):
  • [27] On-chip interconnect schemes for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453
  • [28] Modeling magnetic coupling for on-chip interconnect
    Beattie, MW
    Pileggi, LT
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 335 - 340
  • [29] On-chip switched optical waveguide interconnect
    Tang, YJ
    Tang, SN
    Lin, JB
    Colegrove, J
    Craig, DM
    OPTOELECTRONIC DEVICES AND INTEGRATION, PTS 1 AND 2, 2005, 5644 : 165 - 171
  • [30] Future on-chip interconnect metallization and electromigration
    Hu, C-K
    Kelly, J.
    Huang, H.
    Motoyama, K.
    Shobha, H.
    Ostrovski, Y.
    Chen, J. H-C
    Patlolla, R.
    Peethala, B.
    Adusumilli, P.
    Spooner, T.
    Quon, R.
    Gignac, L. M.
    Breslin, C.
    Lian, G.
    Ali, M.
    Benedict, J.
    Lin, X. S.
    Smith, S.
    Kamineni, V
    Zhang, X.
    Mont, F.
    Siddiqui, S.
    Baumann, F.
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
12345