Efficiency of body biasing in 90 nm CMOS for low power digital circuits

被引：10

作者：

von Arnim, K ^{[1
]}

Borinski, E ^{[1
]}

Seegebrecht, P ^{[1
]}

Fiedler, H ^{[1
]}

Brederlow, R ^{[1
]}

Thewes, R ^{[1
]}

Berthold, J ^{[1
]}

Pacha, C ^{[1
]}

机构：

[1] Infineon Technol, Corp Res, D-81730 Munich, Germany

来源：

ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2004年

关键词：

D O I：

10.1109/ESSCIR.2004.1356646

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an evaluation of body biasing based on measured static and dynamic device performance. The efficiency of body biasing in sub-130 nm CMOS circuits strongly depends on the device type and operating temperature. While forward biasing still provides a significant performance gain in a 90 nm CMOS triple well process, the efficiency of reverse biasing nearly vanishes. The impact of the zero temperature coefficient point on low voltage digital circuit design is investigated.

引用

页码：175 / 178

页数：4

共 50 条

[31] Novel Adaptive Body Biasing Techniques for Energy Efficient Subthreshold CMOS Circuits
Elgharbawy, Walid M.
Golconda, Pradeep
Moursy, Abdelhamid G.
Bayoumi, Magdy A.
JOURNAL OF LOW POWER ELECTRONICS, 2007, 3 (02) : 175 - 188
[32] Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology
Lagostina, Lorenzo
2022 IEEE 21ST MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (IEEE MELECON 2022), 2022, : 7 - 12
[33] Application of adaptive evolutionary algorithm for low power design of CMOS digital circuits
Koziel, S
Szczesniak, W
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 685 - 688
[34] A Digital Baseband for Low Power FSK Based Receiver in 65 nm CMOS
Sherazi, S. M. Yasser
Sjoland, Henrik
Nilsson, Peter
2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 159 - 162
[35] A Low-Power Analog-to-Digital Converter for Multi-Gigabit Wireless Receiver in 90nm CMOS
Chuang, Kevin
Yeh, David
Pinel, Stephane
Laskar, Joy
2010 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2010, : 218 - 221
[36] Low-power 5 GHz LNA and VCO in 90 nm RF CMOS
Linten, D
Aspemyr, L
Jeamsaksiri, W
Ramos, J
Mercha, A
Jenei, S
Thijs, S
Garcia, R
Jacobsson, H
Wambacq, P
Donnay, S
Decoutere, S
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 372 - 375
[37] A Clock Gated Flip-Flop for Low Power Applications in 90 nm CMOS
Shaker, Mohamed O.
Bayoumi, Magdy A.
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 558 - 562
[38] AN ULTRA LOW POWER FAULT TOLERANT SRAM DESIGN IN 90NM CMOS
Wang, Kuande
Chen, Li
Yang, Jinsheng
2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 387 - 390
[39] An ultra low power ESD protected mixer in 90nm RF CMOS
Salmeh, Roghoyeh
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 47 - 50
[40] 90-nm CMOS for microwave power applications
Ferndahl, M
Vickes, HO
Zirath, H
Angelov, I
Ingvarson, F
Litwin, A
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2003, 13 (12) : 523 - 525

← 1 2 3 4 5 →