Hardware/software design space exploration for a reconfigurable processor

被引：0
|
作者：
La Rosa, A [1 ]
Lavagno, L [1 ]
Passerone, C [1 ]
机构：
[1] Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an approach to hardware/software design space exploration for reconfigurable processors. The existing compiler tool-chain, because of the user-definable instructions, needs to be extended in order to offer developers an easy way to explore design space. Such extension often is not easy to use for developer that have only a software background, thus ignoring reconfigurable architecture details or hardware logic synthesis on FPGA. Our approach differs from others because it is based on a simple extension on the standard programming model well known to software developers.
引用
收藏
页码：570 / 575
页数：6
相关论文
共 50 条
  • [31] A Customizable Processor Architecture for a Design Space Exploration Framework
    Salgado, F.
    Garcia, P.
    Gomes, T.
    Cabral, J.
    Mendes, J.
    Ekpanyapong, M.
    Tavares, A.
    2012 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2012, : 129 - 133
  • [32] Strategy to Design Formally Verified Hardware/Software Implementation of Network Protocols on Reconfigurable Hardware
    Abeyrathne, Pabudi T.
    Dewasurendra, S. D.
    Elkaduwa, Dhammika
    2015 IEEE 10TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2015, : 25 - 30
  • [33] EFFICIENT MEMETIC VECTOR QUANTIZER DESIGN BASED ON RECONFIGURABLE HARDWARE AND SOFTCORE PROCESSOR
    Hwang, Wen-Jyi
    Weng, Sheng-Kai
    Lin, Ting-Kuan
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2009, 32 (07) : 905 - 914
  • [34] Design space exploration of a hardware-software co-designed GF(2m) Galois Field Processor for forward error correction and cryptography
    Lim, WM
    Benaissa, M
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 53 - 58
  • [35] Reconfigurable Instruction Set Processor Design Using Software Based Configuration
    Iqbal, M. Aqeel
    Awan, Uzma Saeed
    2008 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING, 2008, : 938 - 942
  • [36] Design space exploration for a wireless protocol on a reconfigurable platform
    Vanzago, L
    Bhattacharya, B
    Cambonie, J
    Lavagno, L
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 662 - 667
  • [37] Fast design space exploration method for reconfigurable architectures
    Bossuet, L
    Gogniat, G
    Philippe, JL
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 65 - 71
  • [38] Design Space Exploration of a Reconfigurable Accelerator in a Heterogeneous Multicore
    Silva Jr, Francisco Carlos
    Patrocinio, Joao P. dos S.
    Silva, Ivan Saraiva
    Jacobi, Ricardo Pezzuol
    33RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2020), 2020,
  • [39] PAD: A design space exploration model for reconfigurable systems
    Sun, Kang
    Pan, Xuezeng
    Wang, Jimin
    Ping, Lingdi
    INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 964 - +
  • [40] A dynamically adaptive hardware on dynamically reconfigurable processor
    Amano, H
    Jouraku, A
    Anjo, K
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2003, E86B (12) : 3385 - 3391
12345