Hardware/software design space exploration for a reconfigurable processor

被引：0
|
作者：
La Rosa, A [1 ]
Lavagno, L [1 ]
Passerone, C [1 ]
机构：
[1] Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an approach to hardware/software design space exploration for reconfigurable processors. The existing compiler tool-chain, because of the user-definable instructions, needs to be extended in order to offer developers an easy way to explore design space. Such extension often is not easy to use for developer that have only a software background, thus ignoring reconfigurable architecture details or hardware logic synthesis on FPGA. Our approach differs from others because it is based on a simple extension on the standard programming model well known to software developers.
引用
收藏
页码：570 / 575
页数：6
相关论文
共 50 条
  • [1] Hardware/software design implementation of feature detection for a reconfigurable processor
    Dang, PP
    Chau, PM
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 758 - 766
  • [2] Design space exploration for distributed hardware reconfigurable systems
    Haubelt, C
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 1171 - 1171
  • [3] Hardware software partitioning with integrated hardware design space exploration
    Srinivasan, V
    Radhakrishnan, S
    Vemuri, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 28 - 35
  • [4] Reconfigurable Grid Alu Processor: Optimization and Design Space Exploration
    Shehan, Basher
    Jahr, Ralf
    Uhrig, Sascha
    Ungerer, Theo
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 71 - 79
  • [5] Rapid Design Space Exploration of a Reconfigurable Instruction-Set Processor
    Mehdipour, Farhad
    Noori, Hamid
    Inoue, Koji
    Murakami, Kazuaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) : 3182 - 3192
  • [6] A hardware/software partitioning technique with hierarchical design space exploration
    Oudghiri, H
    Kaminska, B
    Rajski, J
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 95 - 98
  • [7] An Experimental Evaluation of Design Space Exploration of Hardware/Software Interfaces
    Rathfux, Thomas
    Kaindl, Hermann
    Hoch, Ralph
    Lukasch, Franz
    PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING (ENASE), 2019, : 289 - 296
  • [8] Design space exploration for hardware/software codesign of multiprocessor systems
    Baghdadi, A
    Zergainoh, NE
    Cesario, W
    Roudier, T
    Jerraya, AA
    11TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 8 - 13
  • [9] An Iterative Algorithm for Hardware-Software Partitioning, Hardware Design Space Exploration and Scheduling
    Karam S. Chatha
    Ranga Vemuri
    Design Automation for Embedded Systems, 2000, 5 : 281 - 293
  • [10] An iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling
    Chatha, KS
    Vemuri, R
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2000, 5 (3-4) : 281 - 293
12345