RISC-V Online Tutor

被引:0
|
作者
Morgan, Fearghal [1 ]
Beretta, Arthur [2 ]
Gallivan, Ian [1 ]
Clancy, Joseph [1 ]
Rousseau, Frederic [2 ]
George, Roshan [1 ]
Bako, Laszlo [3 ]
Callaly, Frank [1 ]
机构
[1] Natl Univ Ireland, Galway, Ireland
[2] Univ Grenoble Alpes, TIMA, Grenoble INP, CNRS, Grenoble, France
[3] SAPIENTIA Hungarian Univ Transylvania, Targu Mures, Corunca, Romania
来源
关键词
RISC-V; Online learning; Remote laboratory; FPGA; Prototyping; Assembly language; Tutor; Lesson; Course builder; Training;
D O I
10.1007/978-3-030-82529-4_14
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents the RISC-V Online Tutor course which provides structured, self-paced RISC-V architecture and applications training. The course browser transparently interacts with remote RISC-V hardware, implemented on an FPGA array. The course is implemented and supported by the reported vicilogic platform which provides online learning, remote FPGA prototyping and course builder. Lessons control remote hardware input signals, probe all RISC-V processor signals and overlay signal widgets on interactive course diagrams. The strategy provides a visually-rich, interactive learn-by-doing experience. The paper presents the course structure, and examples of the interactive lesson pedagogy. User experience, opinion and analytics are presented for a group of 45 users. Results indicate a high level of user satisfaction, and effective independent learning and achievement. Course availability is timely, with the growing interest in the RISC-V open-source Instruction Set Architecture, the call for training materials by RISC-V International, and the increasing demand for practical online learning systems, particularly during the Covid-19 pandemic.
引用
收藏
页码:131 / 143
页数:13
相关论文
共 50 条
  • [1] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522
  • [2] Investigation of RISC-V
    Frolov, V. A.
    Galaktionov, V. A.
    Sanzharov, V. V.
    PROGRAMMING AND COMPUTER SOFTWARE, 2021, 47 (07) : 493 - 504
  • [3] Investigation of RISC-V
    V. A. Frolov
    V. A. Galaktionov
    V. V. Sanzharov
    Programming and Computer Software, 2021, 47 : 493 - 504
  • [4] RISC-V Console: A Containerized RISC-V Based Game Console Emulator for Education
    Nitta, Christopher
    Kaloti, Aaron
    Wang, Shuotong
    PROCEEDINGS OF THE 27TH ACM CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, ITICSE 2022, VOL 1, 2022, : 145 - 150
  • [5] CORDIC Accelerator for RISC-V
    Yildiz, Recep Onur
    Yilmazer-Metin, Ayse
    2021 29TH TELECOMMUNICATIONS FORUM (TELFOR), 2021,
  • [6] Will RISC-V Revolutionize Computing?
    Greengard, Samuel
    COMMUNICATIONS OF THE ACM, 2020, 63 (05) : 30 - 32
  • [7] Verifying RISC-V SoCs
    van Blommestein, Rob
    Electronics World, 2020, 126 (2002): : 44 - 46
  • [8] Accelerated RISC-V for SIKE
    Elkhatib, Rami
    Azarderakhsh, Reza
    Mozaffari-Kermani, Mehran
    2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 131 - 138
  • [9] Rapid RISC: Fast Customization of RISC-V Processors
    Donofrio, David D.
    Leidel, John D.
    OPEN ARCHITECTURE/OPEN BUSINESS MODEL NET-CENTRIC SYSTEMS AND DEFENSE TRANSFORMATION 2022, 2022, 12119
  • [10] RISC-V Dives Into AI > Demand for machine learning means RISC-V chips will be everywhere
    Moore, Samuel K.
    IEEE SPECTRUM, 2022, 59 (04) : 5 - 7