A Parallel Algorithm Based On OpenMP plus STM for FPGA Timing-Driven Placement

被引：0

作者：

Zhang, Jia-qi ^{[1
]}

Lv, Hui-juan ^{[1
]}

Tan, Li-bo ^{[1
]}

Pan, Tao-tao ^{[1
]}

机构：

[1] Natl Digital Switching Syst Engn & Technol Res Ct, Zhengzhou, Henan, Peoples R China

来源：

COMPUTER SCIENCE AND TECHNOLOGY (CST2016) | 2017年

基金：

中国国家自然科学基金;

关键词：

Parallel; OpenMP; Transactional memory; FPGA; Timing-driven placement;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Traditional FPGA placement algorithms based on simulated annealing is time-consuming and thus we have proposed a parallel FPGA timing-driven placement algorithm using OpenMP + STM programming method. In this paper, we distribute swaps to multithreads by OpenMP and protect the shared memory using software transactional memory. An improved timing optimization algorithm is also added in the transaction. Experimental results on MCNC benchmarks demonstrate that our algorithm achieves a speedup of 1.6x and scales well with the increasing of threads. It also reduces the critical path delay by an average of 4.2%.

引用

页码：1185 / 1193

页数：9

共 50 条

[21] An LP-based methodology for improved timing-driven placement
Wang, Qingzhou
Lillis, John
Sanyal, Shubhankar
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1139 - 1143
[22] Timing-driven placement based on monotone cell ordering constraints
Hwang, Chanseok
Pedram, Massoud
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 201 - 206
[23] Integrated timing-driven approach to the FPGA layout
Danek, M
Muzikár, Z
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 693 - 696
[24] Timing-driven placement by grid-warping
Xiu, Z
Rutenbar, RA
42nd Design Automation Conference, Proceedings 2005, 2005, : 585 - 590
[25] Buffer insertion during timing-driven placement
Papa, D.A., 2013, Springer Verlag (166 LNEE):
[26] Timing-Driven Placement for Carbon Nanotube Circuits
Wang, Chen
Jiang, Li
Hu, Shiyan
Li, Tianjian
Liang, Xiaoyao
Jing, Naifeng
Qian, Weikang
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 362 - 367
[27] Routing-aware Incremental Timing-driven Placement
Monteiro, Jucemar
Darav, Nima Karimpour
Flach, Guilherme
Fogaca, Mateus
Reis, Ricardo
Kennings, Andrew
Johann, Marcelo
Behjat, Laleh
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 290 - 295
[28] Quadratic Timing Objectives for Incremental Timing-Driven Placement Optimization
Fogaca, Mateus
Hach, Guilherme
Monteiro, Jucemar
Johann, Marcelo
Reis, Ricardo
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 620 - 623
[29] Timing-driven partitioning-based placement for Island Style FPGAs
Maidee, P
Ababei, C
Bazargan, K
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (03) : 395 - 406
[30] AIR: A Fast but Lazy Timing-Driven FPGA Router
Murray, Kevin E.
Zhong, Sheng
Betz, Vaughn
2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 338 - 344

← 1 2 3 4 5 →